1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/soc/qcom/qcom,aoss-qmp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Always-On Subsystem side channel
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
13 This binding describes the hardware component responsible for side channel
14 requests to the always-on subsystem (AOSS), used for certain power management
15 requests that is not handled by the standard RPMh interface. Each client in the
16 SoC has its own block of message RAM and IRQ for communication with the AOSS.
17 The protocol used to communicate in the message RAM is known as Qualcomm
18 Messaging Protocol (QMP)
20 The AOSS side channel exposes control over a set of resources, used to control
21 a set of debug related clocks and to affect the low power state of resources
22 related to the secondary subsystems.
28 - qcom,qdu1000-aoss-qmp
29 - qcom,sa8775p-aoss-qmp
30 - qcom,sc7180-aoss-qmp
31 - qcom,sc7280-aoss-qmp
32 - qcom,sc8180x-aoss-qmp
33 - qcom,sc8280xp-aoss-qmp
34 - qcom,sdm845-aoss-qmp
35 - qcom,sm6350-aoss-qmp
36 - qcom,sm8150-aoss-qmp
37 - qcom,sm8250-aoss-qmp
38 - qcom,sm8350-aoss-qmp
39 - qcom,sm8450-aoss-qmp
40 - qcom,sm8550-aoss-qmp
41 - qcom,sm8650-aoss-qmp
42 - qcom,x1e80100-aoss-qmp
43 - const: qcom,aoss-qmp
48 The base address and size of the message RAM for this client's
49 communication with the AOSS
54 Should specify the AOSS message IRQ for this client
59 Reference to the mailbox representing the outgoing doorbell in APCS for
60 this client, as described in mailbox/mailbox.txt
65 The single clock represents the QDSS clock.
74 additionalProperties: false
80 The AOSS side channel also provides the controls for three cooling devices,
81 these are expressed as subnodes of the QMP node. The name of the node is
82 used to identify the resource and must therefore be "cx", "mx" or "ebi".
91 additionalProperties: false
95 #include <dt-bindings/interrupt-controller/arm-gic.h>
97 aoss_qmp: qmp@c300000 {
98 compatible = "qcom,sdm845-aoss-qmp", "qcom,aoss-qmp";
99 reg = <0x0c300000 0x100000>;
100 interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>;
101 mboxes = <&apss_shared 0>;
106 #cooling-cells = <2>;
110 #cooling-cells = <2>;