projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6bb03c2) | patch
ASoC: SOF: Intel: split cht and byt debug window sizes
authorCurtis Malainey <cujomalainey@chromium.org>
Tue, 10 Dec 2019 00:48:52 +0000 (18:48 -0600)
committerMark Brown <broonie@kernel.org>
Tue, 10 Dec 2019 13:11:38 +0000 (13:11 +0000)
commitf84337c3fb8ff4d533ccbed0d2db4e8587d0ff58
tree0ef5360b0ea0b56dc267f05cb911795033183045tree | snapshot
parent6bb03c21e4bfee29e48e480ee4ca7cb1e12f587ccommit | diff
ASoC: SOF: Intel: split cht and byt debug window sizes

Turns out SSP 3-5 are only available on cht, to avoid dumping on
undefined registers let's split the definition.

Signed-off-by: Curtis Malainey <cujomalainey@chromium.org>
Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Link: https://lore.kernel.org/r/20191210004854.16845-7-pierre-louis.bossart@linux.intel.com
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/sof/intel/byt.c diff | blob | history
MicroBlaze GIT Repository