RISC-V: Improve SBI definitions
authorAtish Patra <atishp@rivosinc.com>
Mon, 11 Jul 2022 17:46:32 +0000 (10:46 -0700)
committerPalmer Dabbelt <palmer@rivosinc.com>
Thu, 11 Aug 2022 21:58:32 +0000 (14:58 -0700)
commitf829ee7595b5e9a9e5e1cc802224391c61072b38
tree7035ce64825677dca65702461c5974caef0735c7
parent63ba67ebdfd403ef53aa0fefde3a42e505516e8c
RISC-V: Improve SBI definitions

Fixed few typos and bit fields not aligned with the spec. Define other
related macros that will be useful in the future.

Signed-off-by: Atish Patra <atishp@rivosinc.com>
Link: https://lore.kernel.org/r/20220711174632.4186047-6-atishp@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
arch/riscv/include/asm/sbi.h