projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e73f0f0) | patch
arm64: dts: exynos: Add cpu cache information to Exynos7
authorAlim Akhtar <alim.akhtar@samsung.com>
Tue, 22 Jun 2021 13:05:50 +0000 (18:35 +0530)
committerKrzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Thu, 15 Jul 2021 18:45:45 +0000 (20:45 +0200)
commitc4e40c0144cb8d0cf0860f19e705300a87295f96
treeea1eee6eb64237ba36587628be2518ba6df9f7fetree | snapshot
parente73f0f0ee7541171d89f2e2491130c7771ba58d3commit | diff
arm64: dts: exynos: Add cpu cache information to Exynos7

Add CPU caches information to its dt nodes so that the same is available
to userspace via sysfs.  This SoC has 48/32 KB I/D cache
for each cores and 2MB of L2 cache.

Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com>
Link: https://lore.kernel.org/r/20210622130551.67446-1-alim.akhtar@samsung.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
arch/arm64/boot/dts/exynos/exynos7.dtsi diff | blob | history
MicroBlaze GIT Repository