arch/arm64/boot/dts/freescale/imx8mn.dtsi

   1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
   2 /*
   3  * Copyright 2019 NXP
   4  */
   5
   6 #include <dt-bindings/clock/imx8mn-clock.h>
   7 #include <dt-bindings/gpio/gpio.h>
   8 #include <dt-bindings/input/input.h>
   9 #include <dt-bindings/interrupt-controller/arm-gic.h>
  10 #include <dt-bindings/thermal/thermal.h>
  11
  12 #include "imx8mn-pinfunc.h"
  13
  14 / {
  15         interrupt-parent = <&gic>;
  16         #address-cells = <2>;
  17         #size-cells = <2>;
  18
  19         aliases {
  20                 ethernet0 = &fec1;
  21                 gpio0 = &gpio1;
  22                 gpio1 = &gpio2;
  23                 gpio2 = &gpio3;
  24                 gpio3 = &gpio4;
  25                 gpio4 = &gpio5;
  26                 i2c0 = &i2c1;
  27                 i2c1 = &i2c2;
  28                 i2c2 = &i2c3;
  29                 i2c3 = &i2c4;
  30                 mmc0 = &usdhc1;
  31                 mmc1 = &usdhc2;
  32                 mmc2 = &usdhc3;
  33                 serial0 = &uart1;
  34                 serial1 = &uart2;
  35                 serial2 = &uart3;
  36                 serial3 = &uart4;
  37                 spi0 = &ecspi1;
  38                 spi1 = &ecspi2;
  39                 spi2 = &ecspi3;
  40         };
  41
  42         cpus {
  43                 #address-cells = <1>;
  44                 #size-cells = <0>;
  45
  46                 idle-states {
  47                         entry-method = "psci";
  48
  49                         cpu_pd_wait: cpu-pd-wait {
  50                                 compatible = "arm,idle-state";
  51                                 arm,psci-suspend-param = <0x0010033>;
  52                                 local-timer-stop;
  53                                 entry-latency-us = <1000>;
  54                                 exit-latency-us = <700>;
  55                                 min-residency-us = <2700>;
  56                         };
  57                 };
  58
  59                 A53_0: cpu@0 {
  60                         device_type = "cpu";
  61                         compatible = "arm,cortex-a53";
  62                         reg = <0x0>;
  63                         clock-latency = <61036>;
  64                         clocks = <&clk IMX8MN_CLK_ARM>;
  65                         enable-method = "psci";
  66                         next-level-cache = <&A53_L2>;
  67                         operating-points-v2 = <&a53_opp_table>;
  68                         nvmem-cells = <&cpu_speed_grade>;
  69                         nvmem-cell-names = "speed_grade";
  70                         cpu-idle-states = <&cpu_pd_wait>;
  71                         #cooling-cells = <2>;
  72                 };
  73
  74                 A53_1: cpu@1 {
  75                         device_type = "cpu";
  76                         compatible = "arm,cortex-a53";
  77                         reg = <0x1>;
  78                         clock-latency = <61036>;
  79                         clocks = <&clk IMX8MN_CLK_ARM>;
  80                         enable-method = "psci";
  81                         next-level-cache = <&A53_L2>;
  82                         operating-points-v2 = <&a53_opp_table>;
  83                         cpu-idle-states = <&cpu_pd_wait>;
  84                         #cooling-cells = <2>;
  85                 };
  86
  87                 A53_2: cpu@2 {
  88                         device_type = "cpu";
  89                         compatible = "arm,cortex-a53";
  90                         reg = <0x2>;
  91                         clock-latency = <61036>;
  92                         clocks = <&clk IMX8MN_CLK_ARM>;
  93                         enable-method = "psci";
  94                         next-level-cache = <&A53_L2>;
  95                         operating-points-v2 = <&a53_opp_table>;
  96                         cpu-idle-states = <&cpu_pd_wait>;
  97                         #cooling-cells = <2>;
  98                 };
  99
 100                 A53_3: cpu@3 {
 101                         device_type = "cpu";
 102                         compatible = "arm,cortex-a53";
 103                         reg = <0x3>;
 104                         clock-latency = <61036>;
 105                         clocks = <&clk IMX8MN_CLK_ARM>;
 106                         enable-method = "psci";
 107                         next-level-cache = <&A53_L2>;
 108                         operating-points-v2 = <&a53_opp_table>;
 109                         cpu-idle-states = <&cpu_pd_wait>;
 110                         #cooling-cells = <2>;
 111                 };
 112
 113                 A53_L2: l2-cache0 {
 114                         compatible = "cache";
 115                 };
 116         };
 117
 118         a53_opp_table: opp-table {
 119                 compatible = "operating-points-v2";
 120                 opp-shared;
 121
 122                 opp-1200000000 {
 123                         opp-hz = /bits/ 64 <1200000000>;
 124                         opp-microvolt = <850000>;
 125                         opp-supported-hw = <0xb00>, <0x7>;
 126                         clock-latency-ns = <150000>;
 127                         opp-suspend;
 128                 };
 129
 130                 opp-1400000000 {
 131                         opp-hz = /bits/ 64 <1400000000>;
 132                         opp-microvolt = <950000>;
 133                         opp-supported-hw = <0x300>, <0x7>;
 134                         clock-latency-ns = <150000>;
 135                         opp-suspend;
 136                 };
 137
 138                 opp-1500000000 {
 139                         opp-hz = /bits/ 64 <1500000000>;
 140                         opp-microvolt = <1000000>;
 141                         opp-supported-hw = <0x100>, <0x3>;
 142                         clock-latency-ns = <150000>;
 143                         opp-suspend;
 144                 };
 145         };
 146
 147         osc_32k: clock-osc-32k {
 148                 compatible = "fixed-clock";
 149                 #clock-cells = <0>;
 150                 clock-frequency = <32768>;
 151                 clock-output-names = "osc_32k";
 152         };
 153
 154         osc_24m: clock-osc-24m {
 155                 compatible = "fixed-clock";
 156                 #clock-cells = <0>;
 157                 clock-frequency = <24000000>;
 158                 clock-output-names = "osc_24m";
 159         };
 160
 161         clk_ext1: clock-ext1 {
 162                 compatible = "fixed-clock";
 163                 #clock-cells = <0>;
 164                 clock-frequency = <133000000>;
 165                 clock-output-names = "clk_ext1";
 166         };
 167
 168         clk_ext2: clock-ext2 {
 169                 compatible = "fixed-clock";
 170                 #clock-cells = <0>;
 171                 clock-frequency = <133000000>;
 172                 clock-output-names = "clk_ext2";
 173         };
 174
 175         clk_ext3: clock-ext3 {
 176                 compatible = "fixed-clock";
 177                 #clock-cells = <0>;
 178                 clock-frequency = <133000000>;
 179                 clock-output-names = "clk_ext3";
 180         };
 181
 182         clk_ext4: clock-ext4 {
 183                 compatible = "fixed-clock";
 184                 #clock-cells = <0>;
 185                 clock-frequency= <133000000>;
 186                 clock-output-names = "clk_ext4";
 187         };
 188
 189         pmu {
 190                 compatible = "arm,cortex-a53-pmu";
 191                 interrupts = <GIC_PPI 7
 192                              (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
 193         };
 194
 195         psci {
 196                 compatible = "arm,psci-1.0";
 197                 method = "smc";
 198         };
 199
 200         thermal-zones {
 201                 cpu-thermal {
 202                         polling-delay-passive = <250>;
 203                         polling-delay = <2000>;
 204                         thermal-sensors = <&tmu>;
 205                         trips {
 206                                 cpu_alert0: trip0 {
 207                                         temperature = <85000>;
 208                                         hysteresis = <2000>;
 209                                         type = "passive";
 210                                 };
 211
 212                                 cpu_crit0: trip1 {
 213                                         temperature = <95000>;
 214                                         hysteresis = <2000>;
 215                                         type = "critical";
 216                                 };
 217                         };
 218
 219                         cooling-maps {
 220                                 map0 {
 221                                         trip = <&cpu_alert0>;
 222                                         cooling-device =
 223                                                 <&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 224                                                 <&A53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 225                                                 <&A53_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 226                                                 <&A53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
 227                                 };
 228                         };
 229                 };
 230         };
 231
 232         timer {
 233                 compatible = "arm,armv8-timer";
 234                 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 235                              <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 236                              <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 237                              <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
 238                 clock-frequency = <8000000>;
 239                 arm,no-tick-in-suspend;
 240         };
 241
 242         soc@0 {
 243                 compatible = "fsl,imx8mn-soc", "simple-bus";
 244                 #address-cells = <1>;
 245                 #size-cells = <1>;
 246                 ranges = <0x0 0x0 0x0 0x3e000000>;
 247                 dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
 248                 nvmem-cells = <&imx8mn_uid>;
 249                 nvmem-cell-names = "soc_unique_id";
 250
 251                 aips1: bus@30000000 {
 252                         compatible = "fsl,aips-bus", "simple-bus";
 253                         reg = <0x30000000 0x400000>;
 254                         #address-cells = <1>;
 255                         #size-cells = <1>;
 256                         ranges;
 257
 258                         spba2: spba-bus@30000000 {
 259                                 compatible = "fsl,spba-bus", "simple-bus";
 260                                 #address-cells = <1>;
 261                                 #size-cells = <1>;
 262                                 reg = <0x30000000 0x100000>;
 263                                 ranges;
 264
 265                                 sai2: sai@30020000 {
 266                                         compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
 267                                         reg = <0x30020000 0x10000>;
 268                                         interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
 269                                         clocks = <&clk IMX8MN_CLK_SAI2_IPG>,
 270                                                 <&clk IMX8MN_CLK_DUMMY>,
 271                                                 <&clk IMX8MN_CLK_SAI2_ROOT>,
 272                                                 <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_CLK_DUMMY>;
 273                                         clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 274                                         dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
 275                                         dma-names = "rx", "tx";
 276                                         status = "disabled";
 277                                 };
 278
 279                                 sai3: sai@30030000 {
 280                                         compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
 281                                         reg = <0x30030000 0x10000>;
 282                                         interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
 283                                         clocks = <&clk IMX8MN_CLK_SAI3_IPG>,
 284                                                  <&clk IMX8MN_CLK_DUMMY>,
 285                                                  <&clk IMX8MN_CLK_SAI3_ROOT>,
 286                                                  <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_CLK_DUMMY>;
 287                                         clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 288                                         dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
 289                                         dma-names = "rx", "tx";
 290                                         status = "disabled";
 291                                 };
 292
 293                                 sai5: sai@30050000 {
 294                                         compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
 295                                         reg = <0x30050000 0x10000>;
 296                                         interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
 297                                         clocks = <&clk IMX8MN_CLK_SAI5_IPG>,
 298                                                  <&clk IMX8MN_CLK_DUMMY>,
 299                                                  <&clk IMX8MN_CLK_SAI5_ROOT>,
 300                                                  <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_CLK_DUMMY>;
 301                                         clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 302                                         dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
 303                                         dma-names = "rx", "tx";
 304                                         fsl,shared-interrupt;
 305                                         fsl,dataline = <0 0xf 0xf>;
 306                                         status = "disabled";
 307                                 };
 308
 309                                 sai6: sai@30060000 {
 310                                         compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
 311                                         reg = <0x30060000  0x10000>;
 312                                         interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
 313                                         clocks = <&clk IMX8MN_CLK_SAI6_IPG>,
 314                                                  <&clk IMX8MN_CLK_DUMMY>,
 315                                                  <&clk IMX8MN_CLK_SAI6_ROOT>,
 316                                                  <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_CLK_DUMMY>;
 317                                         clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 318                                         dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
 319                                         dma-names = "rx", "tx";
 320                                         status = "disabled";
 321                                 };
 322
 323                                 micfil: audio-controller@30080000 {
 324                                         compatible = "fsl,imx8mm-micfil";
 325                                         reg = <0x30080000 0x10000>;
 326                                         interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
 327                                                      <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
 328                                                      <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
 329                                                      <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
 330                                         clocks = <&clk IMX8MN_CLK_PDM_IPG>,
 331                                                  <&clk IMX8MN_CLK_PDM_ROOT>,
 332                                                  <&clk IMX8MN_AUDIO_PLL1_OUT>,
 333                                                  <&clk IMX8MN_AUDIO_PLL2_OUT>,
 334                                                  <&clk IMX8MN_CLK_EXT3>;
 335                                         clock-names = "ipg_clk", "ipg_clk_app",
 336                                                       "pll8k", "pll11k", "clkext3";
 337                                         dmas = <&sdma2 24 25 0x80000000>;
 338                                         dma-names = "rx";
 339                                         status = "disabled";
 340                                 };
 341
 342                                 spdif1: spdif@30090000 {
 343                                         compatible = "fsl,imx35-spdif";
 344                                         reg = <0x30090000 0x10000>;
 345                                         interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
 346                                         clocks = <&clk IMX8MN_CLK_AUDIO_AHB>, /* core */
 347                                                  <&clk IMX8MN_CLK_24M>, /* rxtx0 */
 348                                                  <&clk IMX8MN_CLK_SPDIF1>, /* rxtx1 */
 349                                                  <&clk IMX8MN_CLK_DUMMY>, /* rxtx2 */
 350                                                  <&clk IMX8MN_CLK_DUMMY>, /* rxtx3 */
 351                                                  <&clk IMX8MN_CLK_DUMMY>, /* rxtx4 */
 352                                                  <&clk IMX8MN_CLK_AUDIO_AHB>, /* rxtx5 */
 353                                                  <&clk IMX8MN_CLK_DUMMY>, /* rxtx6 */
 354                                                  <&clk IMX8MN_CLK_DUMMY>, /* rxtx7 */
 355                                                  <&clk IMX8MN_CLK_DUMMY>; /* spba */
 356                                         clock-names = "core", "rxtx0",
 357                                                       "rxtx1", "rxtx2",
 358                                                       "rxtx3", "rxtx4",
 359                                                       "rxtx5", "rxtx6",
 360                                                       "rxtx7", "spba";
 361                                         dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
 362                                         dma-names = "rx", "tx";
 363                                         status = "disabled";
 364                                 };
 365
 366                                 sai7: sai@300b0000 {
 367                                         compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
 368                                         reg = <0x300b0000 0x10000>;
 369                                         interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
 370                                         clocks = <&clk IMX8MN_CLK_SAI7_IPG>,
 371                                                  <&clk IMX8MN_CLK_DUMMY>,
 372                                                  <&clk IMX8MN_CLK_SAI7_ROOT>,
 373                                                  <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_CLK_DUMMY>;
 374                                         clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 375                                         dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
 376                                         dma-names = "rx", "tx";
 377                                         status = "disabled";
 378                                 };
 379
 380                                 easrc: easrc@300c0000 {
 381                                         compatible = "fsl,imx8mn-easrc";
 382                                         reg = <0x300c0000 0x10000>;
 383                                         interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
 384                                         clocks = <&clk IMX8MN_CLK_ASRC_ROOT>;
 385                                         clock-names = "mem";
 386                                         dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
 387                                                <&sdma2 18 23 0> , <&sdma2 19 23 0>,
 388                                                <&sdma2 20 23 0> , <&sdma2 21 23 0>,
 389                                                <&sdma2 22 23 0> , <&sdma2 23 23 0>;
 390                                         dma-names = "ctx0_rx", "ctx0_tx",
 391                                                     "ctx1_rx", "ctx1_tx",
 392                                                     "ctx2_rx", "ctx2_tx",
 393                                                     "ctx3_rx", "ctx3_tx";
 394                                         firmware-name = "imx/easrc/easrc-imx8mn.bin";
 395                                         fsl,asrc-rate  = <8000>;
 396                                         fsl,asrc-format = <2>;
 397                                         status = "disabled";
 398                                 };
 399                         };
 400
 401                         gpio1: gpio@30200000 {
 402                                 compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
 403                                 reg = <0x30200000 0x10000>;
 404                                 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
 405                                              <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
 406                                 clocks = <&clk IMX8MN_CLK_GPIO1_ROOT>;
 407                                 gpio-controller;
 408                                 #gpio-cells = <2>;
 409                                 interrupt-controller;
 410                                 #interrupt-cells = <2>;
 411                                 gpio-ranges = <&iomuxc 0 10 30>;
 412                         };
 413
 414                         gpio2: gpio@30210000 {
 415                                 compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
 416                                 reg = <0x30210000 0x10000>;
 417                                 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
 418                                              <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
 419                                 clocks = <&clk IMX8MN_CLK_GPIO2_ROOT>;
 420                                 gpio-controller;
 421                                 #gpio-cells = <2>;
 422                                 interrupt-controller;
 423                                 #interrupt-cells = <2>;
 424                                 gpio-ranges = <&iomuxc 0 40 21>;
 425                         };
 426
 427                         gpio3: gpio@30220000 {
 428                                 compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
 429                                 reg = <0x30220000 0x10000>;
 430                                 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
 431                                              <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
 432                                 clocks = <&clk IMX8MN_CLK_GPIO3_ROOT>;
 433                                 gpio-controller;
 434                                 #gpio-cells = <2>;
 435                                 interrupt-controller;
 436                                 #interrupt-cells = <2>;
 437                                 gpio-ranges = <&iomuxc 0 61 26>;
 438                         };
 439
 440                         gpio4: gpio@30230000 {
 441                                 compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
 442                                 reg = <0x30230000 0x10000>;
 443                                 interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
 444                                              <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
 445                                 clocks = <&clk IMX8MN_CLK_GPIO4_ROOT>;
 446                                 gpio-controller;
 447                                 #gpio-cells = <2>;
 448                                 interrupt-controller;
 449                                 #interrupt-cells = <2>;
 450                                 gpio-ranges = <&iomuxc 21 108 11>;
 451                         };
 452
 453                         gpio5: gpio@30240000 {
 454                                 compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
 455                                 reg = <0x30240000 0x10000>;
 456                                 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
 457                                              <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
 458                                 clocks = <&clk IMX8MN_CLK_GPIO5_ROOT>;
 459                                 gpio-controller;
 460                                 #gpio-cells = <2>;
 461                                 interrupt-controller;
 462                                 #interrupt-cells = <2>;
 463                                 gpio-ranges = <&iomuxc 0 119 30>;
 464                         };
 465
 466                         tmu: tmu@30260000 {
 467                                 compatible = "fsl,imx8mn-tmu", "fsl,imx8mm-tmu";
 468                                 reg = <0x30260000 0x10000>;
 469                                 clocks = <&clk IMX8MN_CLK_TMU_ROOT>;
 470                                 #thermal-sensor-cells = <0>;
 471                         };
 472
 473                         wdog1: watchdog@30280000 {
 474                                 compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
 475                                 reg = <0x30280000 0x10000>;
 476                                 interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
 477                                 clocks = <&clk IMX8MN_CLK_WDOG1_ROOT>;
 478                                 status = "disabled";
 479                         };
 480
 481                         wdog2: watchdog@30290000 {
 482                                 compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
 483                                 reg = <0x30290000 0x10000>;
 484                                 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
 485                                 clocks = <&clk IMX8MN_CLK_WDOG2_ROOT>;
 486                                 status = "disabled";
 487                         };
 488
 489                         wdog3: watchdog@302a0000 {
 490                                 compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
 491                                 reg = <0x302a0000 0x10000>;
 492                                 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
 493                                 clocks = <&clk IMX8MN_CLK_WDOG3_ROOT>;
 494                                 status = "disabled";
 495                         };
 496
 497                         sdma3: dma-controller@302b0000 {
 498                                 compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
 499                                 reg = <0x302b0000 0x10000>;
 500                                 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
 501                                 clocks = <&clk IMX8MN_CLK_SDMA3_ROOT>,
 502                                  <&clk IMX8MN_CLK_SDMA3_ROOT>;
 503                                 clock-names = "ipg", "ahb";
 504                                 #dma-cells = <3>;
 505                                 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
 506                         };
 507
 508                         sdma2: dma-controller@302c0000 {
 509                                 compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
 510                                 reg = <0x302c0000 0x10000>;
 511                                 interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
 512                                 clocks = <&clk IMX8MN_CLK_SDMA2_ROOT>,
 513                                          <&clk IMX8MN_CLK_SDMA2_ROOT>;
 514                                 clock-names = "ipg", "ahb";
 515                                 #dma-cells = <3>;
 516                                 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
 517                         };
 518
 519                         iomuxc: pinctrl@30330000 {
 520                                 compatible = "fsl,imx8mn-iomuxc";
 521                                 reg = <0x30330000 0x10000>;
 522                         };
 523
 524                         gpr: iomuxc-gpr@30340000 {
 525                                 compatible = "fsl,imx8mn-iomuxc-gpr", "syscon";
 526                                 reg = <0x30340000 0x10000>;
 527                         };
 528
 529                         ocotp: efuse@30350000 {
 530                                 compatible = "fsl,imx8mn-ocotp", "fsl,imx8mm-ocotp", "syscon";
 531                                 reg = <0x30350000 0x10000>;
 532                                 clocks = <&clk IMX8MN_CLK_OCOTP_ROOT>;
 533                                 #address-cells = <1>;
 534                                 #size-cells = <1>;
 535
 536                                 imx8mn_uid: unique-id@410 {
 537                                         reg = <0x4 0x8>;
 538                                 };
 539
 540                                 cpu_speed_grade: speed-grade@10 {
 541                                         reg = <0x10 4>;
 542                                 };
 543
 544                                 fec_mac_address: mac-address@90 {
 545                                         reg = <0x90 6>;
 546                                 };
 547                         };
 548
 549                         anatop: anatop@30360000 {
 550                                 compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop",
 551                                              "syscon";
 552                                 reg = <0x30360000 0x10000>;
 553                         };
 554
 555                         snvs: snvs@30370000 {
 556                                 compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
 557                                 reg = <0x30370000 0x10000>;
 558
 559                                 snvs_rtc: snvs-rtc-lp {
 560                                         compatible = "fsl,sec-v4.0-mon-rtc-lp";
 561                                         regmap = <&snvs>;
 562                                         offset = <0x34>;
 563                                         interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
 564                                                      <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
 565                                         clocks = <&clk IMX8MN_CLK_SNVS_ROOT>;
 566                                         clock-names = "snvs-rtc";
 567                                 };
 568
 569                                 snvs_pwrkey: snvs-powerkey {
 570                                         compatible = "fsl,sec-v4.0-pwrkey";
 571                                         regmap = <&snvs>;
 572                                         interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
 573                                         clocks = <&clk IMX8MN_CLK_SNVS_ROOT>;
 574                                         clock-names = "snvs-pwrkey";
 575                                         linux,keycode = <KEY_POWER>;
 576                                         wakeup-source;
 577                                         status = "disabled";
 578                                 };
 579                         };
 580
 581                         clk: clock-controller@30380000 {
 582                                 compatible = "fsl,imx8mn-ccm";
 583                                 reg = <0x30380000 0x10000>;
 584                                 #clock-cells = <1>;
 585                                 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
 586                                          <&clk_ext3>, <&clk_ext4>;
 587                                 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
 588                                               "clk_ext3", "clk_ext4";
 589                                 assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>,
 590                                                 <&clk IMX8MN_CLK_A53_CORE>,
 591                                                 <&clk IMX8MN_CLK_NOC>,
 592                                                 <&clk IMX8MN_CLK_AUDIO_AHB>,
 593                                                 <&clk IMX8MN_CLK_IPG_AUDIO_ROOT>,
 594                                                 <&clk IMX8MN_SYS_PLL3>,
 595                                                 <&clk IMX8MN_AUDIO_PLL1>,
 596                                                 <&clk IMX8MN_AUDIO_PLL2>;
 597                                 assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_800M>,
 598                                                          <&clk IMX8MN_ARM_PLL_OUT>,
 599                                                          <&clk IMX8MN_SYS_PLL3_OUT>,
 600                                                          <&clk IMX8MN_SYS_PLL1_800M>;
 601                                 assigned-clock-rates = <0>, <0>, <0>,
 602                                                         <400000000>,
 603                                                         <400000000>,
 604                                                         <600000000>,
 605                                                         <393216000>,
 606                                                         <361267200>;
 607                         };
 608
 609                         src: reset-controller@30390000 {
 610                                 compatible = "fsl,imx8mn-src", "fsl,imx8mq-src", "syscon";
 611                                 reg = <0x30390000 0x10000>;
 612                                 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
 613                                 #reset-cells = <1>;
 614                         };
 615                 };
 616
 617                 aips2: bus@30400000 {
 618                         compatible = "fsl,aips-bus", "simple-bus";
 619                         reg = <0x30400000 0x400000>;
 620                         #address-cells = <1>;
 621                         #size-cells = <1>;
 622                         ranges;
 623
 624                         pwm1: pwm@30660000 {
 625                                 compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
 626                                 reg = <0x30660000 0x10000>;
 627                                 interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
 628                                 clocks = <&clk IMX8MN_CLK_PWM1_ROOT>,
 629                                         <&clk IMX8MN_CLK_PWM1_ROOT>;
 630                                 clock-names = "ipg", "per";
 631                                 #pwm-cells = <2>;
 632                                 status = "disabled";
 633                         };
 634
 635                         pwm2: pwm@30670000 {
 636                                 compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
 637                                 reg = <0x30670000 0x10000>;
 638                                 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
 639                                 clocks = <&clk IMX8MN_CLK_PWM2_ROOT>,
 640                                          <&clk IMX8MN_CLK_PWM2_ROOT>;
 641                                 clock-names = "ipg", "per";
 642                                 #pwm-cells = <2>;
 643                                 status = "disabled";
 644                         };
 645
 646                         pwm3: pwm@30680000 {
 647                                 compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
 648                                 reg = <0x30680000 0x10000>;
 649                                 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
 650                                 clocks = <&clk IMX8MN_CLK_PWM3_ROOT>,
 651                                          <&clk IMX8MN_CLK_PWM3_ROOT>;
 652                                 clock-names = "ipg", "per";
 653                                 #pwm-cells = <2>;
 654                                 status = "disabled";
 655                         };
 656
 657                         pwm4: pwm@30690000 {
 658                                 compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
 659                                 reg = <0x30690000 0x10000>;
 660                                 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
 661                                 clocks = <&clk IMX8MN_CLK_PWM4_ROOT>,
 662                                          <&clk IMX8MN_CLK_PWM4_ROOT>;
 663                                 clock-names = "ipg", "per";
 664                                 #pwm-cells = <2>;
 665                                 status = "disabled";
 666                         };
 667
 668                         system_counter: timer@306a0000 {
 669                                 compatible = "nxp,sysctr-timer";
 670                                 reg = <0x306a0000 0x20000>;
 671                                 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
 672                                 clocks = <&osc_24m>;
 673                                 clock-names = "per";
 674                         };
 675                 };
 676
 677                 aips3: bus@30800000 {
 678                         compatible = "fsl,aips-bus", "simple-bus";
 679                         reg = <0x30800000 0x400000>;
 680                         #address-cells = <1>;
 681                         #size-cells = <1>;
 682                         ranges;
 683
 684                         spba1: spba-bus@30800000 {
 685                                 compatible = "fsl,spba-bus", "simple-bus";
 686                                 #address-cells = <1>;
 687                                 #size-cells = <1>;
 688                                 reg = <0x30800000 0x100000>;
 689                                 ranges;
 690
 691                                 ecspi1: spi@30820000 {
 692                                         compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
 693                                         #address-cells = <1>;
 694                                         #size-cells = <0>;
 695                                         reg = <0x30820000 0x10000>;
 696                                         interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
 697                                         clocks = <&clk IMX8MN_CLK_ECSPI1_ROOT>,
 698                                                  <&clk IMX8MN_CLK_ECSPI1_ROOT>;
 699                                         clock-names = "ipg", "per";
 700                                         dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
 701                                         dma-names = "rx", "tx";
 702                                         status = "disabled";
 703                                 };
 704
 705                                 ecspi2: spi@30830000 {
 706                                         compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
 707                                         #address-cells = <1>;
 708                                         #size-cells = <0>;
 709                                         reg = <0x30830000 0x10000>;
 710                                         interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
 711                                         clocks = <&clk IMX8MN_CLK_ECSPI2_ROOT>,
 712                                                  <&clk IMX8MN_CLK_ECSPI2_ROOT>;
 713                                         clock-names = "ipg", "per";
 714                                         dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
 715                                         dma-names = "rx", "tx";
 716                                         status = "disabled";
 717                                 };
 718
 719                                 ecspi3: spi@30840000 {
 720                                         compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
 721                                         #address-cells = <1>;
 722                                         #size-cells = <0>;
 723                                         reg = <0x30840000 0x10000>;
 724                                         interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
 725                                         clocks = <&clk IMX8MN_CLK_ECSPI3_ROOT>,
 726                                                  <&clk IMX8MN_CLK_ECSPI3_ROOT>;
 727                                         clock-names = "ipg", "per";
 728                                         dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
 729                                         dma-names = "rx", "tx";
 730                                         status = "disabled";
 731                                 };
 732
 733                                 uart1: serial@30860000 {
 734                                         compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
 735                                         reg = <0x30860000 0x10000>;
 736                                         interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
 737                                         clocks = <&clk IMX8MN_CLK_UART1_ROOT>,
 738                                                  <&clk IMX8MN_CLK_UART1_ROOT>;
 739                                         clock-names = "ipg", "per";
 740                                         dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
 741                                         dma-names = "rx", "tx";
 742                                         status = "disabled";
 743                                 };
 744
 745                                 uart3: serial@30880000 {
 746                                         compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
 747                                         reg = <0x30880000 0x10000>;
 748                                         interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
 749                                         clocks = <&clk IMX8MN_CLK_UART3_ROOT>,
 750                                                  <&clk IMX8MN_CLK_UART3_ROOT>;
 751                                         clock-names = "ipg", "per";
 752                                         dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
 753                                         dma-names = "rx", "tx";
 754                                         status = "disabled";
 755                                 };
 756
 757                                 uart2: serial@30890000 {
 758                                         compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
 759                                         reg = <0x30890000 0x10000>;
 760                                         interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
 761                                         clocks = <&clk IMX8MN_CLK_UART2_ROOT>,
 762                                                  <&clk IMX8MN_CLK_UART2_ROOT>;
 763                                         clock-names = "ipg", "per";
 764                                         status = "disabled";
 765                                 };
 766                         };
 767
 768                         crypto: crypto@30900000 {
 769                                 compatible = "fsl,sec-v4.0";
 770                                 #address-cells = <1>;
 771                                 #size-cells = <1>;
 772                                 reg = <0x30900000 0x40000>;
 773                                 ranges = <0 0x30900000 0x40000>;
 774                                 interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
 775                                 clocks = <&clk IMX8MN_CLK_AHB>,
 776                                          <&clk IMX8MN_CLK_IPG_ROOT>;
 777                                 clock-names = "aclk", "ipg";
 778
 779                                 sec_jr0: jr@1000 {
 780                                          compatible = "fsl,sec-v4.0-job-ring";
 781                                          reg = <0x1000 0x1000>;
 782                                          interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
 783                                 };
 784
 785                                 sec_jr1: jr@2000 {
 786                                          compatible = "fsl,sec-v4.0-job-ring";
 787                                          reg = <0x2000 0x1000>;
 788                                          interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
 789                                 };
 790
 791                                 sec_jr2: jr@3000 {
 792                                          compatible = "fsl,sec-v4.0-job-ring";
 793                                          reg = <0x3000 0x1000>;
 794                                          interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
 795                                 };
 796                         };
 797
 798                         i2c1: i2c@30a20000 {
 799                                 compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
 800                                 #address-cells = <1>;
 801                                 #size-cells = <0>;
 802                                 reg = <0x30a20000 0x10000>;
 803                                 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
 804                                 clocks = <&clk IMX8MN_CLK_I2C1_ROOT>;
 805                                 status = "disabled";
 806                         };
 807
 808                         i2c2: i2c@30a30000 {
 809                                 compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
 810                                 #address-cells = <1>;
 811                                 #size-cells = <0>;
 812                                 reg = <0x30a30000 0x10000>;
 813                                 interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
 814                                 clocks = <&clk IMX8MN_CLK_I2C2_ROOT>;
 815                                 status = "disabled";
 816                         };
 817
 818                         i2c3: i2c@30a40000 {
 819                                 #address-cells = <1>;
 820                                 #size-cells = <0>;
 821                                 compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
 822                                 reg = <0x30a40000 0x10000>;
 823                                 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
 824                                 clocks = <&clk IMX8MN_CLK_I2C3_ROOT>;
 825                                 status = "disabled";
 826                         };
 827
 828                         i2c4: i2c@30a50000 {
 829                                 compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
 830                                 #address-cells = <1>;
 831                                 #size-cells = <0>;
 832                                 reg = <0x30a50000 0x10000>;
 833                                 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
 834                                 clocks = <&clk IMX8MN_CLK_I2C4_ROOT>;
 835                                 status = "disabled";
 836                         };
 837
 838                         uart4: serial@30a60000 {
 839                                 compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
 840                                 reg = <0x30a60000 0x10000>;
 841                                 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
 842                                 clocks = <&clk IMX8MN_CLK_UART4_ROOT>,
 843                                          <&clk IMX8MN_CLK_UART4_ROOT>;
 844                                 clock-names = "ipg", "per";
 845                                 dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
 846                                 dma-names = "rx", "tx";
 847                                 status = "disabled";
 848                         };
 849
 850                         mu: mailbox@30aa0000 {
 851                                 compatible = "fsl,imx8mn-mu", "fsl,imx6sx-mu";
 852                                 reg = <0x30aa0000 0x10000>;
 853                                 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
 854                                 clocks = <&clk IMX8MN_CLK_MU_ROOT>;
 855                                 #mbox-cells = <2>;
 856                         };
 857
 858                         usdhc1: mmc@30b40000 {
 859                                 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
 860                                 reg = <0x30b40000 0x10000>;
 861                                 interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
 862                                 clocks = <&clk IMX8MN_CLK_IPG_ROOT>,
 863                                          <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
 864                                          <&clk IMX8MN_CLK_USDHC1_ROOT>;
 865                                 clock-names = "ipg", "ahb", "per";
 866                                 fsl,tuning-start-tap = <20>;
 867                                 fsl,tuning-step= <2>;
 868                                 bus-width = <4>;
 869                                 status = "disabled";
 870                         };
 871
 872                         usdhc2: mmc@30b50000 {
 873                                 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
 874                                 reg = <0x30b50000 0x10000>;
 875                                 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
 876                                 clocks = <&clk IMX8MN_CLK_IPG_ROOT>,
 877                                          <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
 878                                          <&clk IMX8MN_CLK_USDHC2_ROOT>;
 879                                 clock-names = "ipg", "ahb", "per";
 880                                 fsl,tuning-start-tap = <20>;
 881                                 fsl,tuning-step= <2>;
 882                                 bus-width = <4>;
 883                                 status = "disabled";
 884                         };
 885
 886                         usdhc3: mmc@30b60000 {
 887                                 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
 888                                 reg = <0x30b60000 0x10000>;
 889                                 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
 890                                 clocks = <&clk IMX8MN_CLK_IPG_ROOT>,
 891                                          <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
 892                                          <&clk IMX8MN_CLK_USDHC3_ROOT>;
 893                                 clock-names = "ipg", "ahb", "per";
 894                                 fsl,tuning-start-tap = <20>;
 895                                 fsl,tuning-step= <2>;
 896                                 bus-width = <4>;
 897                                 status = "disabled";
 898                         };
 899
 900                         flexspi: spi@30bb0000 {
 901                                 #address-cells = <1>;
 902                                 #size-cells = <0>;
 903                                 compatible = "nxp,imx8mm-fspi";
 904                                 reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
 905                                 reg-names = "fspi_base", "fspi_mmap";
 906                                 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
 907                                 clocks = <&clk IMX8MN_CLK_QSPI_ROOT>,
 908                                          <&clk IMX8MN_CLK_QSPI_ROOT>;
 909                                 clock-names = "fspi_en", "fspi";
 910                                 status = "disabled";
 911                         };
 912
 913                         sdma1: dma-controller@30bd0000 {
 914                                 compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
 915                                 reg = <0x30bd0000 0x10000>;
 916                                 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
 917                                 clocks = <&clk IMX8MN_CLK_SDMA1_ROOT>,
 918                                          <&clk IMX8MN_CLK_AHB>;
 919                                 clock-names = "ipg", "ahb";
 920                                 #dma-cells = <3>;
 921                                 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
 922                         };
 923
 924                         fec1: ethernet@30be0000 {
 925                                 compatible = "fsl,imx8mn-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
 926                                 reg = <0x30be0000 0x10000>;
 927                                 interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
 928                                              <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
 929                                              <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
 930                                              <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
 931                                 clocks = <&clk IMX8MN_CLK_ENET1_ROOT>,
 932                                          <&clk IMX8MN_CLK_ENET1_ROOT>,
 933                                          <&clk IMX8MN_CLK_ENET_TIMER>,
 934                                          <&clk IMX8MN_CLK_ENET_REF>,
 935                                          <&clk IMX8MN_CLK_ENET_PHY_REF>;
 936                                 clock-names = "ipg", "ahb", "ptp",
 937                                               "enet_clk_ref", "enet_out";
 938                                 assigned-clocks = <&clk IMX8MN_CLK_ENET_AXI>,
 939                                                   <&clk IMX8MN_CLK_ENET_TIMER>,
 940                                                   <&clk IMX8MN_CLK_ENET_REF>,
 941                                                   <&clk IMX8MN_CLK_ENET_PHY_REF>;
 942                                 assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_266M>,
 943                                                          <&clk IMX8MN_SYS_PLL2_100M>,
 944                                                          <&clk IMX8MN_SYS_PLL2_125M>,
 945                                                          <&clk IMX8MN_SYS_PLL2_50M>;
 946                                 assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
 947                                 fsl,num-tx-queues = <3>;
 948                                 fsl,num-rx-queues = <3>;
 949                                 nvmem-cells = <&fec_mac_address>;
 950                                 nvmem-cell-names = "mac-address";
 951                                 nvmem_macaddr_swap;
 952                                 fsl,stop-mode = <&gpr 0x10 3>;
 953                                 status = "disabled";
 954                         };
 955
 956                 };
 957
 958                 aips4: bus@32c00000 {
 959                         compatible = "fsl,aips-bus", "simple-bus";
 960                         reg = <0x32c00000 0x400000>;
 961                         #address-cells = <1>;
 962                         #size-cells = <1>;
 963                         ranges;
 964
 965                         usbotg1: usb@32e40000 {
 966                                 compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb";
 967                                 reg = <0x32e40000 0x200>;
 968                                 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
 969                                 clocks = <&clk IMX8MN_CLK_USB1_CTRL_ROOT>;
 970                                 clock-names = "usb1_ctrl_root_clk";
 971                                 assigned-clocks = <&clk IMX8MN_CLK_USB_BUS>;
 972                                 assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_500M>;
 973                                 phys = <&usbphynop1>;
 974                                 fsl,usbmisc = <&usbmisc1 0>;
 975                                 status = "disabled";
 976                         };
 977
 978                         usbmisc1: usbmisc@32e40200 {
 979                                 compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
 980                                 #index-cells = <1>;
 981                                 reg = <0x32e40200 0x200>;
 982                         };
 983                 };
 984
 985                 dma_apbh: dma-controller@33000000 {
 986                         compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
 987                         reg = <0x33000000 0x2000>;
 988                         interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
 989                                      <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
 990                                      <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
 991                                      <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
 992                         interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
 993                         #dma-cells = <1>;
 994                         dma-channels = <4>;
 995                         clocks = <&clk IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
 996                 };
 997
 998                 gpmi: nand-controller@33002000 {
 999                         compatible = "fsl,imx8mn-gpmi-nand", "fsl,imx7d-gpmi-nand";
1000                         #address-cells = <1>;
1001                         #size-cells = <1>;
1002                         reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
1003                         reg-names = "gpmi-nand", "bch";
1004                         interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
1005                         interrupt-names = "bch";
1006                         clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
1007                                  <&clk IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
1008                         clock-names = "gpmi_io", "gpmi_bch_apb";
1009                         dmas = <&dma_apbh 0>;
1010                         dma-names = "rx-tx";
1011                         status = "disabled";
1012                 };
1013
1014                 gic: interrupt-controller@38800000 {
1015                         compatible = "arm,gic-v3";
1016                         reg = <0x38800000 0x10000>,
1017                               <0x38880000 0xc0000>;
1018                         #interrupt-cells = <3>;
1019                         interrupt-controller;
1020                         interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
1021                 };
1022
1023                 ddrc: memory-controller@3d400000 {
1024                         compatible = "fsl,imx8mn-ddrc", "fsl,imx8m-ddrc";
1025                         reg = <0x3d400000 0x400000>;
1026                         clock-names = "core", "pll", "alt", "apb";
1027                         clocks = <&clk IMX8MN_CLK_DRAM_CORE>,
1028                                  <&clk IMX8MN_DRAM_PLL>,
1029                                  <&clk IMX8MN_CLK_DRAM_ALT>,
1030                                  <&clk IMX8MN_CLK_DRAM_APB>;
1031                 };
1032
1033                 ddr-pmu@3d800000 {
1034                         compatible = "fsl,imx8mn-ddr-pmu", "fsl,imx8m-ddr-pmu";
1035                         reg = <0x3d800000 0x400000>;
1036                         interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
1037                 };
1038         };
1039
1040         usbphynop1: usbphynop1 {
1041                 #phy-cells = <0>;
1042                 compatible = "usb-nop-xceiv";
1043                 clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
1044                 assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
1045                 assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
1046                 clock-names = "main_clk";
1047         };
1048 };