drm/amd/pm: correct vddc phase control setting