riscv: Unaligned load/store handling for M_MODE