drm/amdgpu: Wrap clflush_cache_range with x86 ifdef