MIPS: Decode config3 register on Ingenic SoCs