drm/amd/display: Clear lane settings after LTTPRs have been trained