drm/i915/gt: Move pm debug files into a gt aware debugfs
authorAndi Shyti <andi.shyti@intel.com>
Sun, 22 Dec 2019 14:40:46 +0000 (14:40 +0000)
committerChris Wilson <chris@chris-wilson.co.uk>
Sun, 22 Dec 2019 15:25:10 +0000 (15:25 +0000)
The GT system is becoming more and more a stand-alone system in
i915 and it's fair to assign it its own debugfs directory.

rc6, rps and llc debugfs files are gt related, move them into the
gt debugfs directory.

Signed-off-by: Andi Shyti <andi.shyti@intel.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20191222144046.1674865-3-chris@chris-wilson.co.uk
drivers/gpu/drm/i915/Makefile
drivers/gpu/drm/i915/gt/debugfs_engines.c [new file with mode: 0644]
drivers/gpu/drm/i915/gt/debugfs_engines.h [new file with mode: 0644]
drivers/gpu/drm/i915/gt/debugfs_gt.c [new file with mode: 0644]
drivers/gpu/drm/i915/gt/debugfs_gt.h [new file with mode: 0644]
drivers/gpu/drm/i915/gt/debugfs_gt_pm.c [new file with mode: 0644]
drivers/gpu/drm/i915/gt/debugfs_gt_pm.h [new file with mode: 0644]
drivers/gpu/drm/i915/gt/intel_gt.c

index e0fd10c..b0c5366 100644 (file)
@@ -75,6 +75,9 @@ i915-$(CONFIG_PERF_EVENTS) += i915_pmu.o
 # "Graphics Technology" (aka we talk to the gpu)
 obj-y += gt/
 gt-y += \
+       gt/debugfs_engines.o \
+       gt/debugfs_gt.o \
+       gt/debugfs_gt_pm.o \
        gt/intel_breadcrumbs.o \
        gt/intel_context.o \
        gt/intel_engine_cs.o \
diff --git a/drivers/gpu/drm/i915/gt/debugfs_engines.c b/drivers/gpu/drm/i915/gt/debugfs_engines.c
new file mode 100644 (file)
index 0000000..6a5e9ab
--- /dev/null
@@ -0,0 +1,36 @@
+// SPDX-License-Identifier: MIT
+
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#include <drm/drm_print.h>
+
+#include "debugfs_engines.h"
+#include "debugfs_gt.h"
+#include "i915_drv.h" /* for_each_engine! */
+#include "intel_engine.h"
+
+static int engines_show(struct seq_file *m, void *data)
+{
+       struct intel_gt *gt = m->private;
+       struct intel_engine_cs *engine;
+       enum intel_engine_id id;
+       struct drm_printer p;
+
+       p = drm_seq_file_printer(m);
+       for_each_engine(engine, gt, id)
+               intel_engine_dump(engine, &p, "%s\n", engine->name);
+
+       return 0;
+}
+DEFINE_GT_DEBUGFS_ATTRIBUTE(engines);
+
+void debugfs_engines_register(struct intel_gt *gt, struct dentry *root)
+{
+       static const struct debugfs_gt_file files[] = {
+               { "engines", &engines_fops },
+       };
+
+       debugfs_gt_register_files(gt, root, files, ARRAY_SIZE(files));
+}
diff --git a/drivers/gpu/drm/i915/gt/debugfs_engines.h b/drivers/gpu/drm/i915/gt/debugfs_engines.h
new file mode 100644 (file)
index 0000000..f69257e
--- /dev/null
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#ifndef DEBUGFS_ENGINES_H
+#define DEBUGFS_ENGINES_H
+
+struct intel_gt;
+struct dentry;
+
+void debugfs_engines_register(struct intel_gt *gt, struct dentry *root);
+
+#endif /* DEBUGFS_ENGINES_H */
diff --git a/drivers/gpu/drm/i915/gt/debugfs_gt.c b/drivers/gpu/drm/i915/gt/debugfs_gt.c
new file mode 100644 (file)
index 0000000..75255aa
--- /dev/null
@@ -0,0 +1,42 @@
+// SPDX-License-Identifier: MIT
+
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#include <linux/debugfs.h>
+
+#include "debugfs_engines.h"
+#include "debugfs_gt.h"
+#include "debugfs_gt_pm.h"
+#include "i915_drv.h"
+
+void debugfs_gt_register(struct intel_gt *gt)
+{
+       struct dentry *root;
+
+       if (!gt->i915->drm.primary->debugfs_root)
+               return;
+
+       root = debugfs_create_dir("gt", gt->i915->drm.primary->debugfs_root);
+       if (IS_ERR(root))
+               return;
+
+       debugfs_engines_register(gt, root);
+       debugfs_gt_pm_register(gt, root);
+}
+
+void debugfs_gt_register_files(struct intel_gt *gt,
+                              struct dentry *root,
+                              const struct debugfs_gt_file *files,
+                              unsigned long count)
+{
+       while (count--) {
+               if (!files->eval || files->eval(gt))
+                       debugfs_create_file(files->name,
+                                           0444, root, gt,
+                                           files->fops);
+
+               files++;
+       }
+}
diff --git a/drivers/gpu/drm/i915/gt/debugfs_gt.h b/drivers/gpu/drm/i915/gt/debugfs_gt.h
new file mode 100644 (file)
index 0000000..4ea0f06
--- /dev/null
@@ -0,0 +1,39 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#ifndef DEBUGFS_GT_H
+#define DEBUGFS_GT_H
+
+#include <linux/file.h>
+
+struct intel_gt;
+
+#define DEFINE_GT_DEBUGFS_ATTRIBUTE(__name)                            \
+       static int __name ## _open(struct inode *inode, struct file *file) \
+{                                                                      \
+       return single_open(file, __name ## _show, inode->i_private);    \
+}                                                                      \
+static const struct file_operations __name ## _fops = {                        \
+       .owner = THIS_MODULE,                                           \
+       .open = __name ## _open,                                        \
+       .read = seq_read,                                               \
+       .llseek = seq_lseek,                                            \
+       .release = single_release,                                      \
+}
+
+void debugfs_gt_register(struct intel_gt *gt);
+
+struct debugfs_gt_file {
+       const char *name;
+       const struct file_operations *fops;
+       bool (*eval)(const struct intel_gt *gt);
+};
+
+void debugfs_gt_register_files(struct intel_gt *gt,
+                              struct dentry *root,
+                              const struct debugfs_gt_file *files,
+                              unsigned long count);
+
+#endif /* DEBUGFS_GT_H */
diff --git a/drivers/gpu/drm/i915/gt/debugfs_gt_pm.c b/drivers/gpu/drm/i915/gt/debugfs_gt_pm.c
new file mode 100644 (file)
index 0000000..059c9e5
--- /dev/null
@@ -0,0 +1,601 @@
+// SPDX-License-Identifier: MIT
+
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#include <linux/seq_file.h>
+
+#include "debugfs_gt.h"
+#include "debugfs_gt_pm.h"
+#include "i915_drv.h"
+#include "intel_gt.h"
+#include "intel_llc.h"
+#include "intel_rc6.h"
+#include "intel_rps.h"
+#include "intel_runtime_pm.h"
+#include "intel_sideband.h"
+#include "intel_uncore.h"
+
+static int fw_domains_show(struct seq_file *m, void *data)
+{
+       struct intel_gt *gt = m->private;
+       struct intel_uncore *uncore = gt->uncore;
+       struct intel_uncore_forcewake_domain *fw_domain;
+       unsigned int tmp;
+
+       seq_printf(m, "user.bypass_count = %u\n",
+                  uncore->user_forcewake_count);
+
+       for_each_fw_domain(fw_domain, uncore, tmp)
+               seq_printf(m, "%s.wake_count = %u\n",
+                          intel_uncore_forcewake_domain_to_str(fw_domain->id),
+                          READ_ONCE(fw_domain->wake_count));
+
+       return 0;
+}
+DEFINE_GT_DEBUGFS_ATTRIBUTE(fw_domains);
+
+static void print_rc6_res(struct seq_file *m,
+                         const char *title,
+                         const i915_reg_t reg)
+{
+       struct intel_gt *gt = m->private;
+       intel_wakeref_t wakeref;
+
+       with_intel_runtime_pm(gt->uncore->rpm, wakeref)
+               seq_printf(m, "%s %u (%llu us)\n", title,
+                          intel_uncore_read(gt->uncore, reg),
+                          intel_rc6_residency_us(&gt->rc6, reg));
+}
+
+static int vlv_drpc(struct seq_file *m)
+{
+       struct intel_gt *gt = m->private;
+       struct intel_uncore *uncore = gt->uncore;
+       u32 rcctl1, pw_status;
+
+       pw_status = intel_uncore_read(uncore, VLV_GTLC_PW_STATUS);
+       rcctl1 = intel_uncore_read(uncore, GEN6_RC_CONTROL);
+
+       seq_printf(m, "RC6 Enabled: %s\n",
+                  yesno(rcctl1 & (GEN7_RC_CTL_TO_MODE |
+                                       GEN6_RC_CTL_EI_MODE(1))));
+       seq_printf(m, "Render Power Well: %s\n",
+                  (pw_status & VLV_GTLC_PW_RENDER_STATUS_MASK) ? "Up" : "Down");
+       seq_printf(m, "Media Power Well: %s\n",
+                  (pw_status & VLV_GTLC_PW_MEDIA_STATUS_MASK) ? "Up" : "Down");
+
+       print_rc6_res(m, "Render RC6 residency since boot:", VLV_GT_RENDER_RC6);
+       print_rc6_res(m, "Media RC6 residency since boot:", VLV_GT_MEDIA_RC6);
+
+       return fw_domains_show(m, NULL);
+}
+
+static int gen6_drpc(struct seq_file *m)
+{
+       struct intel_gt *gt = m->private;
+       struct drm_i915_private *i915 = gt->i915;
+       struct intel_uncore *uncore = gt->uncore;
+       u32 gt_core_status, rcctl1, rc6vids = 0;
+       u32 gen9_powergate_enable = 0, gen9_powergate_status = 0;
+
+       gt_core_status = intel_uncore_read_fw(uncore, GEN6_GT_CORE_STATUS);
+
+       rcctl1 = intel_uncore_read(uncore, GEN6_RC_CONTROL);
+       if (INTEL_GEN(i915) >= 9) {
+               gen9_powergate_enable =
+                       intel_uncore_read(uncore, GEN9_PG_ENABLE);
+               gen9_powergate_status =
+                       intel_uncore_read(uncore, GEN9_PWRGT_DOMAIN_STATUS);
+       }
+
+       if (INTEL_GEN(i915) <= 7)
+               sandybridge_pcode_read(i915, GEN6_PCODE_READ_RC6VIDS,
+                                      &rc6vids, NULL);
+
+       seq_printf(m, "RC1e Enabled: %s\n",
+                  yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE));
+       seq_printf(m, "RC6 Enabled: %s\n",
+                  yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE));
+       if (INTEL_GEN(i915) >= 9) {
+               seq_printf(m, "Render Well Gating Enabled: %s\n",
+                          yesno(gen9_powergate_enable & GEN9_RENDER_PG_ENABLE));
+               seq_printf(m, "Media Well Gating Enabled: %s\n",
+                          yesno(gen9_powergate_enable & GEN9_MEDIA_PG_ENABLE));
+       }
+       seq_printf(m, "Deep RC6 Enabled: %s\n",
+                  yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE));
+       seq_printf(m, "Deepest RC6 Enabled: %s\n",
+                  yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE));
+       seq_puts(m, "Current RC state: ");
+       switch (gt_core_status & GEN6_RCn_MASK) {
+       case GEN6_RC0:
+               if (gt_core_status & GEN6_CORE_CPD_STATE_MASK)
+                       seq_puts(m, "Core Power Down\n");
+               else
+                       seq_puts(m, "on\n");
+               break;
+       case GEN6_RC3:
+               seq_puts(m, "RC3\n");
+               break;
+       case GEN6_RC6:
+               seq_puts(m, "RC6\n");
+               break;
+       case GEN6_RC7:
+               seq_puts(m, "RC7\n");
+               break;
+       default:
+               seq_puts(m, "Unknown\n");
+               break;
+       }
+
+       seq_printf(m, "Core Power Down: %s\n",
+                  yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK));
+       if (INTEL_GEN(i915) >= 9) {
+               seq_printf(m, "Render Power Well: %s\n",
+                          (gen9_powergate_status &
+                           GEN9_PWRGT_RENDER_STATUS_MASK) ? "Up" : "Down");
+               seq_printf(m, "Media Power Well: %s\n",
+                          (gen9_powergate_status &
+                           GEN9_PWRGT_MEDIA_STATUS_MASK) ? "Up" : "Down");
+       }
+
+       /* Not exactly sure what this is */
+       print_rc6_res(m, "RC6 \"Locked to RPn\" residency since boot:",
+                     GEN6_GT_GFX_RC6_LOCKED);
+       print_rc6_res(m, "RC6 residency since boot:", GEN6_GT_GFX_RC6);
+       print_rc6_res(m, "RC6+ residency since boot:", GEN6_GT_GFX_RC6p);
+       print_rc6_res(m, "RC6++ residency since boot:", GEN6_GT_GFX_RC6pp);
+
+       if (INTEL_GEN(i915) <= 7) {
+               seq_printf(m, "RC6   voltage: %dmV\n",
+                          GEN6_DECODE_RC6_VID(((rc6vids >> 0) & 0xff)));
+               seq_printf(m, "RC6+  voltage: %dmV\n",
+                          GEN6_DECODE_RC6_VID(((rc6vids >> 8) & 0xff)));
+               seq_printf(m, "RC6++ voltage: %dmV\n",
+                          GEN6_DECODE_RC6_VID(((rc6vids >> 16) & 0xff)));
+       }
+
+       return fw_domains_show(m, NULL);
+}
+
+static int ilk_drpc(struct seq_file *m)
+{
+       struct intel_gt *gt = m->private;
+       struct intel_uncore *uncore = gt->uncore;
+       u32 rgvmodectl, rstdbyctl;
+       u16 crstandvid;
+
+       rgvmodectl = intel_uncore_read(uncore, MEMMODECTL);
+       rstdbyctl = intel_uncore_read(uncore, RSTDBYCTL);
+       crstandvid = intel_uncore_read16(uncore, CRSTANDVID);
+
+       seq_printf(m, "HD boost: %s\n", yesno(rgvmodectl & MEMMODE_BOOST_EN));
+       seq_printf(m, "Boost freq: %d\n",
+                  (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
+                  MEMMODE_BOOST_FREQ_SHIFT);
+       seq_printf(m, "HW control enabled: %s\n",
+                  yesno(rgvmodectl & MEMMODE_HWIDLE_EN));
+       seq_printf(m, "SW control enabled: %s\n",
+                  yesno(rgvmodectl & MEMMODE_SWMODE_EN));
+       seq_printf(m, "Gated voltage change: %s\n",
+                  yesno(rgvmodectl & MEMMODE_RCLK_GATE));
+       seq_printf(m, "Starting frequency: P%d\n",
+                  (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
+       seq_printf(m, "Max P-state: P%d\n",
+                  (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
+       seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
+       seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
+       seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
+       seq_printf(m, "Render standby enabled: %s\n",
+                  yesno(!(rstdbyctl & RCX_SW_EXIT)));
+       seq_puts(m, "Current RS state: ");
+       switch (rstdbyctl & RSX_STATUS_MASK) {
+       case RSX_STATUS_ON:
+               seq_puts(m, "on\n");
+               break;
+       case RSX_STATUS_RC1:
+               seq_puts(m, "RC1\n");
+               break;
+       case RSX_STATUS_RC1E:
+               seq_puts(m, "RC1E\n");
+               break;
+       case RSX_STATUS_RS1:
+               seq_puts(m, "RS1\n");
+               break;
+       case RSX_STATUS_RS2:
+               seq_puts(m, "RS2 (RC6)\n");
+               break;
+       case RSX_STATUS_RS3:
+               seq_puts(m, "RC3 (RC6+)\n");
+               break;
+       default:
+               seq_puts(m, "unknown\n");
+               break;
+       }
+
+       return 0;
+}
+
+static int drpc_show(struct seq_file *m, void *unused)
+{
+       struct intel_gt *gt = m->private;
+       struct drm_i915_private *i915 = gt->i915;
+       intel_wakeref_t wakeref;
+       int err = -ENODEV;
+
+       with_intel_runtime_pm(gt->uncore->rpm, wakeref) {
+               if (IS_VALLEYVIEW(i915) || IS_CHERRYVIEW(i915))
+                       err = vlv_drpc(m);
+               else if (INTEL_GEN(i915) >= 6)
+                       err = gen6_drpc(m);
+               else
+                       err = ilk_drpc(m);
+       }
+
+       return err;
+}
+DEFINE_GT_DEBUGFS_ATTRIBUTE(drpc);
+
+static int frequency_show(struct seq_file *m, void *unused)
+{
+       struct intel_gt *gt = m->private;
+       struct drm_i915_private *i915 = gt->i915;
+       struct intel_uncore *uncore = gt->uncore;
+       struct intel_rps *rps = &gt->rps;
+       intel_wakeref_t wakeref;
+
+       wakeref = intel_runtime_pm_get(uncore->rpm);
+
+       if (IS_GEN(i915, 5)) {
+               u16 rgvswctl = intel_uncore_read16(uncore, MEMSWCTL);
+               u16 rgvstat = intel_uncore_read16(uncore, MEMSTAT_ILK);
+
+               seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
+               seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
+               seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
+                          MEMSTAT_VID_SHIFT);
+               seq_printf(m, "Current P-state: %d\n",
+                          (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
+       } else if (IS_VALLEYVIEW(i915) || IS_CHERRYVIEW(i915)) {
+               u32 rpmodectl, freq_sts;
+
+               rpmodectl = intel_uncore_read(uncore, GEN6_RP_CONTROL);
+               seq_printf(m, "Video Turbo Mode: %s\n",
+                          yesno(rpmodectl & GEN6_RP_MEDIA_TURBO));
+               seq_printf(m, "HW control enabled: %s\n",
+                          yesno(rpmodectl & GEN6_RP_ENABLE));
+               seq_printf(m, "SW control enabled: %s\n",
+                          yesno((rpmodectl & GEN6_RP_MEDIA_MODE_MASK) ==
+                                 GEN6_RP_MEDIA_SW_MODE));
+
+               vlv_punit_get(i915);
+               freq_sts = vlv_punit_read(i915, PUNIT_REG_GPU_FREQ_STS);
+               vlv_punit_put(i915);
+
+               seq_printf(m, "PUNIT_REG_GPU_FREQ_STS: 0x%08x\n", freq_sts);
+               seq_printf(m, "DDR freq: %d MHz\n", i915->mem_freq);
+
+               seq_printf(m, "actual GPU freq: %d MHz\n",
+                          intel_gpu_freq(rps, (freq_sts >> 8) & 0xff));
+
+               seq_printf(m, "current GPU freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->cur_freq));
+
+               seq_printf(m, "max GPU freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->max_freq));
+
+               seq_printf(m, "min GPU freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->min_freq));
+
+               seq_printf(m, "idle GPU freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->idle_freq));
+
+               seq_printf(m, "efficient (RPe) frequency: %d MHz\n",
+                          intel_gpu_freq(rps, rps->efficient_freq));
+       } else if (INTEL_GEN(i915) >= 6) {
+               u32 rp_state_limits;
+               u32 gt_perf_status;
+               u32 rp_state_cap;
+               u32 rpmodectl, rpinclimit, rpdeclimit;
+               u32 rpstat, cagf, reqf;
+               u32 rpupei, rpcurup, rpprevup;
+               u32 rpdownei, rpcurdown, rpprevdown;
+               u32 pm_ier, pm_imr, pm_isr, pm_iir, pm_mask;
+               int max_freq;
+
+               rp_state_limits = intel_uncore_read(uncore, GEN6_RP_STATE_LIMITS);
+               if (IS_GEN9_LP(i915)) {
+                       rp_state_cap = intel_uncore_read(uncore, BXT_RP_STATE_CAP);
+                       gt_perf_status = intel_uncore_read(uncore, BXT_GT_PERF_STATUS);
+               } else {
+                       rp_state_cap = intel_uncore_read(uncore, GEN6_RP_STATE_CAP);
+                       gt_perf_status = intel_uncore_read(uncore, GEN6_GT_PERF_STATUS);
+               }
+
+               /* RPSTAT1 is in the GT power well */
+               intel_uncore_forcewake_get(uncore, FORCEWAKE_ALL);
+
+               reqf = intel_uncore_read(uncore, GEN6_RPNSWREQ);
+               if (INTEL_GEN(i915) >= 9) {
+                       reqf >>= 23;
+               } else {
+                       reqf &= ~GEN6_TURBO_DISABLE;
+                       if (IS_HASWELL(i915) || IS_BROADWELL(i915))
+                               reqf >>= 24;
+                       else
+                               reqf >>= 25;
+               }
+               reqf = intel_gpu_freq(rps, reqf);
+
+               rpmodectl = intel_uncore_read(uncore, GEN6_RP_CONTROL);
+               rpinclimit = intel_uncore_read(uncore, GEN6_RP_UP_THRESHOLD);
+               rpdeclimit = intel_uncore_read(uncore, GEN6_RP_DOWN_THRESHOLD);
+
+               rpstat = intel_uncore_read(uncore, GEN6_RPSTAT1);
+               rpupei = intel_uncore_read(uncore, GEN6_RP_CUR_UP_EI) & GEN6_CURICONT_MASK;
+               rpcurup = intel_uncore_read(uncore, GEN6_RP_CUR_UP) & GEN6_CURBSYTAVG_MASK;
+               rpprevup = intel_uncore_read(uncore, GEN6_RP_PREV_UP) & GEN6_CURBSYTAVG_MASK;
+               rpdownei = intel_uncore_read(uncore, GEN6_RP_CUR_DOWN_EI) & GEN6_CURIAVG_MASK;
+               rpcurdown = intel_uncore_read(uncore, GEN6_RP_CUR_DOWN) & GEN6_CURBSYTAVG_MASK;
+               rpprevdown = intel_uncore_read(uncore, GEN6_RP_PREV_DOWN) & GEN6_CURBSYTAVG_MASK;
+               cagf = intel_rps_read_actual_frequency(rps);
+
+               intel_uncore_forcewake_put(uncore, FORCEWAKE_ALL);
+
+               if (INTEL_GEN(i915) >= 11) {
+                       pm_ier = intel_uncore_read(uncore, GEN11_GPM_WGBOXPERF_INTR_ENABLE);
+                       pm_imr = intel_uncore_read(uncore, GEN11_GPM_WGBOXPERF_INTR_MASK);
+                       /*
+                        * The equivalent to the PM ISR & IIR cannot be read
+                        * without affecting the current state of the system
+                        */
+                       pm_isr = 0;
+                       pm_iir = 0;
+               } else if (INTEL_GEN(i915) >= 8) {
+                       pm_ier = intel_uncore_read(uncore, GEN8_GT_IER(2));
+                       pm_imr = intel_uncore_read(uncore, GEN8_GT_IMR(2));
+                       pm_isr = intel_uncore_read(uncore, GEN8_GT_ISR(2));
+                       pm_iir = intel_uncore_read(uncore, GEN8_GT_IIR(2));
+               } else {
+                       pm_ier = intel_uncore_read(uncore, GEN6_PMIER);
+                       pm_imr = intel_uncore_read(uncore, GEN6_PMIMR);
+                       pm_isr = intel_uncore_read(uncore, GEN6_PMISR);
+                       pm_iir = intel_uncore_read(uncore, GEN6_PMIIR);
+               }
+               pm_mask = intel_uncore_read(uncore, GEN6_PMINTRMSK);
+
+               seq_printf(m, "Video Turbo Mode: %s\n",
+                          yesno(rpmodectl & GEN6_RP_MEDIA_TURBO));
+               seq_printf(m, "HW control enabled: %s\n",
+                          yesno(rpmodectl & GEN6_RP_ENABLE));
+               seq_printf(m, "SW control enabled: %s\n",
+                          yesno((rpmodectl & GEN6_RP_MEDIA_MODE_MASK) ==
+                                 GEN6_RP_MEDIA_SW_MODE));
+
+               seq_printf(m, "PM IER=0x%08x IMR=0x%08x, MASK=0x%08x\n",
+                          pm_ier, pm_imr, pm_mask);
+               if (INTEL_GEN(i915) <= 10)
+                       seq_printf(m, "PM ISR=0x%08x IIR=0x%08x\n",
+                                  pm_isr, pm_iir);
+               seq_printf(m, "pm_intrmsk_mbz: 0x%08x\n",
+                          rps->pm_intrmsk_mbz);
+               seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status);
+               seq_printf(m, "Render p-state ratio: %d\n",
+                          (gt_perf_status & (INTEL_GEN(i915) >= 9 ? 0x1ff00 : 0xff00)) >> 8);
+               seq_printf(m, "Render p-state VID: %d\n",
+                          gt_perf_status & 0xff);
+               seq_printf(m, "Render p-state limit: %d\n",
+                          rp_state_limits & 0xff);
+               seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat);
+               seq_printf(m, "RPMODECTL: 0x%08x\n", rpmodectl);
+               seq_printf(m, "RPINCLIMIT: 0x%08x\n", rpinclimit);
+               seq_printf(m, "RPDECLIMIT: 0x%08x\n", rpdeclimit);
+               seq_printf(m, "RPNSWREQ: %dMHz\n", reqf);
+               seq_printf(m, "CAGF: %dMHz\n", cagf);
+               seq_printf(m, "RP CUR UP EI: %d (%dus)\n",
+                          rpupei, GT_PM_INTERVAL_TO_US(i915, rpupei));
+               seq_printf(m, "RP CUR UP: %d (%dus)\n",
+                          rpcurup, GT_PM_INTERVAL_TO_US(i915, rpcurup));
+               seq_printf(m, "RP PREV UP: %d (%dus)\n",
+                          rpprevup, GT_PM_INTERVAL_TO_US(i915, rpprevup));
+               seq_printf(m, "Up threshold: %d%%\n",
+                          rps->power.up_threshold);
+
+               seq_printf(m, "RP CUR DOWN EI: %d (%dus)\n",
+                          rpdownei, GT_PM_INTERVAL_TO_US(i915, rpdownei));
+               seq_printf(m, "RP CUR DOWN: %d (%dus)\n",
+                          rpcurdown, GT_PM_INTERVAL_TO_US(i915, rpcurdown));
+               seq_printf(m, "RP PREV DOWN: %d (%dus)\n",
+                          rpprevdown, GT_PM_INTERVAL_TO_US(i915, rpprevdown));
+               seq_printf(m, "Down threshold: %d%%\n",
+                          rps->power.down_threshold);
+
+               max_freq = (IS_GEN9_LP(i915) ? rp_state_cap >> 0 :
+                           rp_state_cap >> 16) & 0xff;
+               max_freq *= (IS_GEN9_BC(i915) ||
+                            INTEL_GEN(i915) >= 10 ? GEN9_FREQ_SCALER : 1);
+               seq_printf(m, "Lowest (RPN) frequency: %dMHz\n",
+                          intel_gpu_freq(rps, max_freq));
+
+               max_freq = (rp_state_cap & 0xff00) >> 8;
+               max_freq *= (IS_GEN9_BC(i915) ||
+                            INTEL_GEN(i915) >= 10 ? GEN9_FREQ_SCALER : 1);
+               seq_printf(m, "Nominal (RP1) frequency: %dMHz\n",
+                          intel_gpu_freq(rps, max_freq));
+
+               max_freq = (IS_GEN9_LP(i915) ? rp_state_cap >> 16 :
+                           rp_state_cap >> 0) & 0xff;
+               max_freq *= (IS_GEN9_BC(i915) ||
+                            INTEL_GEN(i915) >= 10 ? GEN9_FREQ_SCALER : 1);
+               seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n",
+                          intel_gpu_freq(rps, max_freq));
+               seq_printf(m, "Max overclocked frequency: %dMHz\n",
+                          intel_gpu_freq(rps, rps->max_freq));
+
+               seq_printf(m, "Current freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->cur_freq));
+               seq_printf(m, "Actual freq: %d MHz\n", cagf);
+               seq_printf(m, "Idle freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->idle_freq));
+               seq_printf(m, "Min freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->min_freq));
+               seq_printf(m, "Boost freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->boost_freq));
+               seq_printf(m, "Max freq: %d MHz\n",
+                          intel_gpu_freq(rps, rps->max_freq));
+               seq_printf(m,
+                          "efficient (RPe) frequency: %d MHz\n",
+                          intel_gpu_freq(rps, rps->efficient_freq));
+       } else {
+               seq_puts(m, "no P-state info available\n");
+       }
+
+       seq_printf(m, "Current CD clock frequency: %d kHz\n", i915->cdclk.hw.cdclk);
+       seq_printf(m, "Max CD clock frequency: %d kHz\n", i915->max_cdclk_freq);
+       seq_printf(m, "Max pixel clock frequency: %d kHz\n", i915->max_dotclk_freq);
+
+       intel_runtime_pm_put(uncore->rpm, wakeref);
+
+       return 0;
+}
+DEFINE_GT_DEBUGFS_ATTRIBUTE(frequency);
+
+static int llc_show(struct seq_file *m, void *data)
+{
+       struct intel_gt *gt = m->private;
+       struct drm_i915_private *i915 = gt->i915;
+       const bool edram = INTEL_GEN(i915) > 8;
+       struct intel_rps *rps = &gt->rps;
+       unsigned int max_gpu_freq, min_gpu_freq;
+       intel_wakeref_t wakeref;
+       int gpu_freq, ia_freq;
+
+       seq_printf(m, "LLC: %s\n", yesno(HAS_LLC(i915)));
+       seq_printf(m, "%s: %uMB\n", edram ? "eDRAM" : "eLLC",
+                  i915->edram_size_mb);
+
+       min_gpu_freq = rps->min_freq;
+       max_gpu_freq = rps->max_freq;
+       if (IS_GEN9_BC(i915) || INTEL_GEN(i915) >= 10) {
+               /* Convert GT frequency to 50 HZ units */
+               min_gpu_freq /= GEN9_FREQ_SCALER;
+               max_gpu_freq /= GEN9_FREQ_SCALER;
+       }
+
+       seq_puts(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n");
+
+       wakeref = intel_runtime_pm_get(gt->uncore->rpm);
+       for (gpu_freq = min_gpu_freq; gpu_freq <= max_gpu_freq; gpu_freq++) {
+               ia_freq = gpu_freq;
+               sandybridge_pcode_read(i915,
+                                      GEN6_PCODE_READ_MIN_FREQ_TABLE,
+                                      &ia_freq, NULL);
+               seq_printf(m, "%d\t\t%d\t\t\t\t%d\n",
+                          intel_gpu_freq(rps,
+                                         (gpu_freq *
+                                          (IS_GEN9_BC(i915) ||
+                                           INTEL_GEN(i915) >= 10 ?
+                                           GEN9_FREQ_SCALER : 1))),
+                          ((ia_freq >> 0) & 0xff) * 100,
+                          ((ia_freq >> 8) & 0xff) * 100);
+       }
+       intel_runtime_pm_put(gt->uncore->rpm, wakeref);
+
+       return 0;
+}
+
+static bool llc_eval(const struct intel_gt *gt)
+{
+       return HAS_LLC(gt->i915);
+}
+
+DEFINE_GT_DEBUGFS_ATTRIBUTE(llc);
+
+static const char *rps_power_to_str(unsigned int power)
+{
+       static const char * const strings[] = {
+               [LOW_POWER] = "low power",
+               [BETWEEN] = "mixed",
+               [HIGH_POWER] = "high power",
+       };
+
+       if (power >= ARRAY_SIZE(strings) || !strings[power])
+               return "unknown";
+
+       return strings[power];
+}
+
+static int rps_boost_show(struct seq_file *m, void *data)
+{
+       struct intel_gt *gt = m->private;
+       struct drm_i915_private *i915 = gt->i915;
+       struct intel_rps *rps = &gt->rps;
+
+       seq_printf(m, "RPS enabled? %d\n", rps->enabled);
+       seq_printf(m, "GPU busy? %s\n", yesno(gt->awake));
+       seq_printf(m, "Boosts outstanding? %d\n",
+                  atomic_read(&rps->num_waiters));
+       seq_printf(m, "Interactive? %d\n", READ_ONCE(rps->power.interactive));
+       seq_printf(m, "Frequency requested %d, actual %d\n",
+                  intel_gpu_freq(rps, rps->cur_freq),
+                  intel_rps_read_actual_frequency(rps));
+       seq_printf(m, "  min hard:%d, soft:%d; max soft:%d, hard:%d\n",
+                  intel_gpu_freq(rps, rps->min_freq),
+                  intel_gpu_freq(rps, rps->min_freq_softlimit),
+                  intel_gpu_freq(rps, rps->max_freq_softlimit),
+                  intel_gpu_freq(rps, rps->max_freq));
+       seq_printf(m, "  idle:%d, efficient:%d, boost:%d\n",
+                  intel_gpu_freq(rps, rps->idle_freq),
+                  intel_gpu_freq(rps, rps->efficient_freq),
+                  intel_gpu_freq(rps, rps->boost_freq));
+
+       seq_printf(m, "Wait boosts: %d\n", atomic_read(&rps->boosts));
+
+       if (INTEL_GEN(i915) >= 6 && rps->enabled && gt->awake) {
+               struct intel_uncore *uncore = gt->uncore;
+               u32 rpup, rpupei;
+               u32 rpdown, rpdownei;
+
+               intel_uncore_forcewake_get(uncore, FORCEWAKE_ALL);
+               rpup = intel_uncore_read_fw(uncore, GEN6_RP_CUR_UP) & GEN6_RP_EI_MASK;
+               rpupei = intel_uncore_read_fw(uncore, GEN6_RP_CUR_UP_EI) & GEN6_RP_EI_MASK;
+               rpdown = intel_uncore_read_fw(uncore, GEN6_RP_CUR_DOWN) & GEN6_RP_EI_MASK;
+               rpdownei = intel_uncore_read_fw(uncore, GEN6_RP_CUR_DOWN_EI) & GEN6_RP_EI_MASK;
+               intel_uncore_forcewake_put(uncore, FORCEWAKE_ALL);
+
+               seq_printf(m, "\nRPS Autotuning (current \"%s\" window):\n",
+                          rps_power_to_str(rps->power.mode));
+               seq_printf(m, "  Avg. up: %d%% [above threshold? %d%%]\n",
+                          rpup && rpupei ? 100 * rpup / rpupei : 0,
+                          rps->power.up_threshold);
+               seq_printf(m, "  Avg. down: %d%% [below threshold? %d%%]\n",
+                          rpdown && rpdownei ? 100 * rpdown / rpdownei : 0,
+                          rps->power.down_threshold);
+       } else {
+               seq_puts(m, "\nRPS Autotuning inactive\n");
+       }
+
+       return 0;
+}
+
+static bool rps_eval(const struct intel_gt *gt)
+{
+       return HAS_RPS(gt->i915);
+}
+
+DEFINE_GT_DEBUGFS_ATTRIBUTE(rps_boost);
+
+void debugfs_gt_pm_register(struct intel_gt *gt, struct dentry *root)
+{
+       static const struct debugfs_gt_file files[] = {
+               { "drpc", &drpc_fops, NULL },
+               { "frequency", &frequency_fops, NULL },
+               { "forcewake", &fw_domains_fops, NULL },
+               { "llc", &llc_fops, llc_eval },
+               { "rps_boost", &rps_boost_fops, rps_eval },
+       };
+
+       debugfs_gt_register_files(gt, root, files, ARRAY_SIZE(files));
+}
diff --git a/drivers/gpu/drm/i915/gt/debugfs_gt_pm.h b/drivers/gpu/drm/i915/gt/debugfs_gt_pm.h
new file mode 100644 (file)
index 0000000..4cf5f5c
--- /dev/null
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2019 Intel Corporation
+ */
+
+#ifndef DEBUGFS_GT_PM_H
+#define DEBUGFS_GT_PM_H
+
+struct intel_gt;
+struct dentry;
+
+void debugfs_gt_pm_register(struct intel_gt *gt, struct dentry *root);
+
+#endif /* DEBUGFS_GT_PM_H */
index 172102a..ec84b5e 100644 (file)
@@ -3,6 +3,7 @@
  * Copyright © 2019 Intel Corporation
  */
 
+#include "debugfs_gt.h"
 #include "i915_drv.h"
 #include "intel_context.h"
 #include "intel_gt.h"
@@ -325,6 +326,8 @@ void intel_gt_chipset_flush(struct intel_gt *gt)
 void intel_gt_driver_register(struct intel_gt *gt)
 {
        intel_rps_driver_register(&gt->rps);
+
+       debugfs_gt_register(gt);
 }
 
 static int intel_gt_init_scratch(struct intel_gt *gt, unsigned int size)