usb: dwc3: Decouple USB 2.0 L1 & L2 events
authorJack Pham <jackp@codeaurora.org>
Thu, 12 Aug 2021 08:26:35 +0000 (01:26 -0700)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Wed, 18 Aug 2021 13:31:44 +0000 (15:31 +0200)
On DWC_usb3 revisions 3.00a and newer (including DWC_usb31 and
DWC_usb32) the GUCTL1 register gained the DEV_DECOUPLE_L1L2_EVT
field (bit 31) which when enabled allows the controller in device
mode to treat USB 2.0 L1 LPM & L2 events separately.

After commit d1d90dd27254 ("usb: dwc3: gadget: Enable suspend
events") the controller will now receive events (and therefore
interrupts) for every state change when entering/exiting either
L1 or L2 states.  Since L1 is handled entirely by the hardware
and requires no software intervention, there is no need to even
enable these events and unnecessarily notify the gadget driver.
Enable the aforementioned bit to help reduce the overall interrupt
count for these L1 events that don't need to be handled while
retaining the events for full L2 suspend/wakeup.

Tested-by: Jun Li <jun.li@nxp.com>
Tested-by: Amit Pundir <amit.pundir@linaro.org> # for RB5 (sm8250)
Tested-by: John Stultz <john.stultz@linaro.org> # for HiKey960 & db845c
Reviewed-by: Jun Li <jun.li@nxp.com>
Acked-by: Felipe Balbi <balbi@kernel.org>
Signed-off-by: Jack Pham <jackp@codeaurora.org>
Link: https://lore.kernel.org/r/20210812082635.12924-1-jackp@codeaurora.org
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/usb/dwc3/core.c
drivers/usb/dwc3/core.h

index b194aec..01866dc 100644 (file)
@@ -1050,6 +1050,15 @@ static int dwc3_core_init(struct dwc3 *dwc)
                if (!DWC3_VER_IS_PRIOR(DWC3, 290A))
                        reg |= DWC3_GUCTL1_DEV_L1_EXIT_BY_HW;
 
+               /*
+                * Decouple USB 2.0 L1 & L2 events which will allow for
+                * gadget driver to only receive U3/L2 suspend & wakeup
+                * events and prevent the more frequent L1 LPM transitions
+                * from interrupting the driver.
+                */
+               if (!DWC3_VER_IS_PRIOR(DWC3, 300A))
+                       reg |= DWC3_GUCTL1_DEV_DECOUPLE_L1L2_EVT;
+
                if (dwc->dis_tx_ipgap_linecheck_quirk)
                        reg |= DWC3_GUCTL1_TX_IPGAP_LINECHECK_DIS;
 
index bcfeadc..5612bfd 100644 (file)
 #define DWC3_GUCTL_HSTINAUTORETRY      BIT(14)
 
 /* Global User Control 1 Register */
-#define DWC3_GUCTL1_PARKMODE_DISABLE_SS        BIT(17)
+#define DWC3_GUCTL1_DEV_DECOUPLE_L1L2_EVT      BIT(31)
 #define DWC3_GUCTL1_TX_IPGAP_LINECHECK_DIS     BIT(28)
-#define DWC3_GUCTL1_DEV_L1_EXIT_BY_HW  BIT(24)
+#define DWC3_GUCTL1_DEV_L1_EXIT_BY_HW          BIT(24)
+#define DWC3_GUCTL1_PARKMODE_DISABLE_SS                BIT(17)
 
 /* Global Status Register */
 #define DWC3_GSTS_OTG_IP       BIT(10)