arm64: dts: mediatek: Correct uart clock of MT8192

When the initial devicetree for mt8192 was added in 48489980e27e ("arm64:
dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile"), the
clock driver for mt8192 was not yet upstream, so the clock property nodes
were set to the clk26m clock as a placeholder.

Given that the clock driver has since been added through 710573dee31b ("clk:
mediatek: Add MT8192 basic clocks support"), as well as its dt-bindings
through f35f1a23e0e1 ("clk: mediatek: Add dt-bindings of MT8192 clocks") and
devicetree nodes through 5d2b897bc6f5 ("arm64: dts: mediatek: Add mt8192
clock controllers"), fix the uart clock property to point to the actual
clock.

Signed-off-by: Allen-KH Cheng <Allen-KH.Cheng@mediatek.com>
Reviewed-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220113065822.11809-2-allen-kh.cheng@mediatek.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>

diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
index 53d790c..2c1926f 100644 (file)
--- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
@@ -327,7 +327,7 @@
                                     "mediatek,mt6577-uart";
                        reg = <0 0x11002000 0 0x1000>;
                        interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH 0>;
-                       clocks = <&clk26m>, <&clk26m>;
+                       clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>;
                        clock-names = "baud", "bus";
                        status = "disabled";
                };
@@ -337,7 +337,7 @@
                                     "mediatek,mt6577-uart";
                        reg = <0 0x11003000 0 0x1000>;
                        interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH 0>;
-                       clocks = <&clk26m>, <&clk26m>;
+                       clocks = <&clk26m>, <&infracfg CLK_INFRA_UART1>;
                        clock-names = "baud", "bus";
                        status = "disabled";
                };