drm/amd/display: Fix system resume lag issue
authorTom Chung <chiahsuan.chung@amd.com>
Tue, 20 Jan 2026 10:10:31 +0000 (18:10 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Thu, 12 Feb 2026 20:08:08 +0000 (15:08 -0500)
[Why]
System will try to apply idle power optimizations setting during
system resume. But system power state is still in D3 state, and
it will cause the idle power optimizations command not actually
to be sent to DMUB and cause some platforms to go into IPS.

[How]
Set power state to D0 first before calling the
dc_dmub_srv_apply_idle_power_optimizations(dm->dc, false)

Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: Tom Chung <chiahsuan.chung@amd.com>
Signed-off-by: Wayne Lin <wayne.lin@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c

index 631b44f..d870ce2 100644 (file)
@@ -3479,7 +3479,17 @@ static int dm_resume(struct amdgpu_ip_block *ip_block)
        struct dc_commit_streams_params commit_params = {};
 
        if (dm->dc->caps.ips_support) {
+               if (!amdgpu_in_reset(adev))
+                       mutex_lock(&dm->dc_lock);
+
+               /* Need to set POWER_STATE_D0 first or it will not execute
+                * idle_power_optimizations command to DMUB.
+                */
+               dc_dmub_srv_set_power_state(dm->dc->ctx->dmub_srv, DC_ACPI_CM_POWER_STATE_D0);
                dc_dmub_srv_apply_idle_power_optimizations(dm->dc, false);
+
+               if (!amdgpu_in_reset(adev))
+                       mutex_unlock(&dm->dc_lock);
        }
 
        if (amdgpu_in_reset(adev)) {