projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9b71e1c) | patch
tools/testing/cxl: Mock dvsec_ranges()
authorDan Williams <dan.j.williams@intel.com>
Mon, 24 Jan 2022 00:31:51 +0000 (16:31 -0800)
committerDan Williams <dan.j.williams@intel.com>
Wed, 9 Feb 2022 06:57:33 +0000 (22:57 -0800)
commitf246abd67ff0dcb471ce2361a913b935d4c8ac11
tree5e6098037f068210a1ca1ac9bfd59111beeaa387tree | snapshot
parent9b71e1c9c3aaae5079f5e267785b6f035c5f23dacommit | diff
tools/testing/cxl: Mock dvsec_ranges()

For test purposes, pretend that that CXL DVSEC ranges are not in active
use and the device is ready CXL.mem operation.

Link: https://lore.kernel.org/r/164298431119.3018233.17175518196764977542.stgit@dwillia2-desk3.amr.corp.intel.com
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
tools/testing/cxl/test/mem.c diff | blob | history
MicroBlaze GIT Repository