projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d72f9d9) | patch
drm/i915: Make Sink crc calculation waiting for counter to reset.
authorRodrigo Vivi <rodrigo.vivi@intel.com>
Thu, 5 Nov 2015 18:50:20 +0000 (10:50 -0800)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Wed, 18 Nov 2015 10:22:34 +0000 (11:22 +0100)
commitc6297843829469571639f04d62292d1c75676b20
tree33ddc2f5ca0e28ea64a0b34621af5045da16be37tree
parentd72f9d919a60e5096105237a72f046b7a20fb53fcommit | diff
drm/i915: Make Sink crc calculation waiting for counter to reset.

According to VESA DP spec TEST_CRC_COUNT (Bits 3:0) at
TEST_SINK_MISC (00246h) is "Reset to 0 when TEST_SINK bit 0 = 0;

So let's give few vblanks so we are really sure that this counter
is really zeroed on the next sink_crc read.

Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_dp.c diff | blob | history
MicroBlaze GIT Repository