projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 462859a) | patch
ARM: invalidate L1 before enabling coherency
authorRussell King <rmk+kernel@arm.linux.org.uk>
Wed, 8 Jul 2015 23:30:24 +0000 (00:30 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Fri, 17 Jul 2015 14:08:40 +0000 (15:08 +0100)
commitbac51ad9d14f6baed3730ef53bedc1eb2238563a
tree5e7b392f695b499cbb257caba47caac36a0fb963tree
parent462859aa7bbe1ac83ec4377a0a06fe60778f3f27commit | diff
ARM: invalidate L1 before enabling coherency

We must invalidate the L1 cache before enabling coherency, otherwise
secondary CPUs can inject invalid cache lines into the coherent CPU
cluster, which could then be migrated to other CPUs.  This fixes a
recent regression with SoCFPGA randomly failing to boot.

Fixes: 02b4e2756e01 ("ARM: v7 setup function should invalidate L1 cache")
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
arch/arm/mm/proc-v7.S diff | blob | history
MicroBlaze GIT Repository