projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b320789) | patch
dt-bindings: riscv: Add SiFive P550 CPU compatible
authorDarshan Prajapati <darshan.prajapati@einfochips.com>
Mon, 25 Aug 2025 13:24:22 +0000 (18:54 +0530)
committerArnd Bergmann <arnd@arndb.de>
Thu, 25 Sep 2025 06:29:01 +0000 (08:29 +0200)
commitb9607ff0f86ad310f4a5e6ac985b1e89d78fd3ec
tree6245e6aa245fb76b7cc62e129ce37f75075d7b29tree
parentb320789d6883cc00ac78ce83bccbfe7ed58afcf0commit | diff
dt-bindings: riscv: Add SiFive P550 CPU compatible

Update Documentation for supporting SiFive P550 based CPU

Signed-off-by: Darshan Prajapati <darshan.prajapati@einfochips.com>
Reviewed-by: Samuel Holland <samuel.holland@sifive.com>
Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20250825132427.1618089-2-pinkesh.vaghela@einfochips.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Documentation/devicetree/bindings/riscv/cpus.yaml diff | blob | history
MicroBlaze GIT Repository