projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4e06644) | patch
Revert "MIPS: kernel: {ftrace,kgdb}: Set correct address limit for cache flushes"
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>
Wed, 10 Feb 2021 16:16:13 +0000 (17:16 +0100)
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>
Sat, 13 Feb 2021 08:53:08 +0000 (09:53 +0100)
commitb1468f3071f7312bdc78c380dd01273b5e4459c1
tree86b23c652e28410edebd15553b67ee9fc038dc39tree | snapshot
parent4e0664416c70702731734ab8b3e4819a5a2c0486commit | diff
Revert "MIPS: kernel: {ftrace,kgdb}: Set correct address limit for cache flushes"

This reverts commit 6ebda44f366478d1eea180d93154e7d97b591f50.

All icache flushes in this code paths are done via flush_icache_range(),
which only uses normal cache instruction. And this is the correct thing
for EVA mode, too. So no need to do set_fs(KERNEL_DS) here.

Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Reviewed-by: Christoph Hellwig <hch@lst.de>
arch/mips/kernel/ftrace.c diff | blob | history
arch/mips/kernel/kgdb.c diff | blob | history
MicroBlaze GIT Repository