projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1d0c1aa) | patch
ARM: dts: stm32: remove the IPCC "wakeup" IRQ on stm32mp151
authorFabien Dessenne <fabien.dessenne@foss.st.com>
Tue, 3 May 2022 14:56:06 +0000 (16:56 +0200)
committerAlexandre Torgue <alexandre.torgue@foss.st.com>
Tue, 5 Jul 2022 07:26:36 +0000 (09:26 +0200)
commit7d9802bb0e34f118375937c6caa94818416c865a
treed7643b6812ad32b9a48d95a309c17d783efbd10ftree | snapshot
parent1d0c1aadf1fd9f3de95d1532b3651e8634546e71commit | diff
ARM: dts: stm32: remove the IPCC "wakeup" IRQ on stm32mp151

The stm32 ipcc mailbox driver supports only two interrupts (rx and tx), so
remove the unsupported "wakeup" one.
Note that the EXTI interrupt 61 has two roles : it is hierarchically linked
to the GIC IPCC "rx" interrupt, and it acts as a wakeup source.

Signed-off-by: Fabien Dessenne <fabien.dessenne@foss.st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
arch/arm/boot/dts/stm32mp151.dtsi diff | blob | history
MicroBlaze GIT Repository