drm/amd/display: Add a boot option to reduce phy ssc for HBR3
authorHansen Dsouza <Hansen.Dsouza@amd.com>
Tue, 15 Oct 2024 21:33:15 +0000 (17:33 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Mon, 28 Oct 2024 20:32:29 +0000 (16:32 -0400)
commit69f22c5b454f7a3d77f323ed96b4ad6ac7bbe378
treef6d638836058bf59007adccb1ec2dc04e5516dbd
parent7a65e88f13b1294a41814a6b679fbc3e3fedb68b
drm/amd/display: Add a boot option to reduce phy ssc for HBR3

[Why]
Spread on DPREFCLK by 0.3 percent can have a negative effect on sink
when PHY SSC is also spread by 0.3 percent
[How]
Add boot option for DMU to lower PHY SSC

Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: Hansen Dsouza <Hansen.Dsouza@amd.com>
Signed-off-by: Tom Chung <chiahsuan.chung@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/display/dmub/dmub_srv.h
drivers/gpu/drm/amd/display/dmub/inc/dmub_cmd.h
drivers/gpu/drm/amd/display/dmub/src/dmub_dcn35.c