projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 180b1e3) | patch
MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handler
authorLeonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Thu, 13 Nov 2014 13:39:39 +0000 (13:39 +0000)
committerMarkos Chandras <markos.chandras@imgtec.com>
Tue, 17 Feb 2015 15:37:25 +0000 (15:37 +0000)
commit54dac95083828e56ed1dee846c2e631f72361f86
treec5826df0a7627f6a6f4f7a19a8fa001b1c003ce2tree
parent180b1e3bfe3cd99225a901c00daba0327265118ecommit | diff
MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handler

Just like MIPS R2, in MIPS R6 it is possible to determine if a
timer interrupt has happened or not.

Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
arch/mips/kernel/cevt-r4k.c diff | blob | history
MicroBlaze GIT Repository