drm/amd/display: Fix incorrect backlight register offset for DCN
authorAric Cyr <aric.cyr@amd.com>
Tue, 28 Jul 2020 01:21:16 +0000 (21:21 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Mon, 10 Aug 2020 21:26:52 +0000 (17:26 -0400)
commit5396fa590df764775e83c9014330bc4112a75f63
tree8db9dbdcc164e0d182cb8f61ecd0c0b61e2be279
parentfe04afad4ee144557fbf7196c5746cfe57fbdf47
drm/amd/display: Fix incorrect backlight register offset for DCN

[Why]
Typo in backlight refactor inctroduced wrong register offset.

[How]
Change DCE to DCN register map for PWRSEQ_REF_DIV

Cc: stable@vger.kernel.org
Signed-off-by: Aric Cyr <aric.cyr@amd.com>
Reviewed-by: Ashley Thomas <Ashley.Thomas2@amd.com>
Acked-by: Qingqing Zhuo <qingqing.zhuo@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/display/dc/dce/dce_panel_cntl.h