projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1602df0) | patch
arm64: cpufeature: Trap CTR_EL0 access only where it is necessary
authorSuzuki K Poulose <suzuki.poulose@arm.com>
Tue, 9 Oct 2018 13:47:07 +0000 (14:47 +0100)
committerCatalin Marinas <catalin.marinas@arm.com>
Tue, 16 Oct 2018 10:53:34 +0000 (11:53 +0100)
commit4afe8e79da920bdf6698b01bc668fffc6758f37b
treed2c1918b8acb95d4b5b36c103c82057cac9cd4a1tree
parent1602df02f33f61fe0de1bbfeba0d1c97c14bff19commit | diff
arm64: cpufeature: Trap CTR_EL0 access only where it is necessary

When there is a mismatch in the CTR_EL0 field, we trap
access to CTR from EL0 on all CPUs to expose the safe
value. However, we could skip trapping on a CPU which
matches the safe value.

Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
arch/arm64/kernel/cpu_errata.c diff | blob | history
MicroBlaze GIT Repository