projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 45f019a) | patch
soc/tegra: fuse: Cache values of straps and Chip ID registers
authorDmitry Osipenko <digetx@gmail.com>
Wed, 18 Dec 2019 18:23:01 +0000 (21:23 +0300)
committerThierry Reding <treding@nvidia.com>
Fri, 10 Jan 2020 14:58:32 +0000 (15:58 +0100)
commit221c057a84c4d13a2990d3f3ac59f2d6fe00d613
tree3f6ddbde5f01f868fe3b691f3167ba321191ec51tree | snapshot
parent45f019a684253910064699395649c7869a203777commit | diff
soc/tegra: fuse: Cache values of straps and Chip ID registers

There is no need to re-read Chip ID and HW straps out from hardware each
time, it is a bit nicer to cache the values in memory.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/soc/tegra/fuse/tegra-apbmisc.c diff | blob | history
MicroBlaze GIT Repository