projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 387a4c2) | patch
drm/i915/gvt: Update force-to-nonpriv register whitelist
authorColin Xu <colin.xu@intel.com>
Wed, 22 May 2019 06:20:18 +0000 (14:20 +0800)
committerZhenyu Wang <zhenyuw@linux.intel.com>
Thu, 30 May 2019 03:31:43 +0000 (11:31 +0800)
commit1fd45b09b10f8ea56b14c0cf128c21ad5dd3c496
tree689278e71364599a88a6f824e5d4ebd2d800a054tree | snapshot
parent387a4c2b55291b37e245c840813bd8a8bd06ed49commit | diff
drm/i915/gvt: Update force-to-nonpriv register whitelist

Host prints below warning message when guest running some application:
"gvt: vgpu(1) Invalid FORCE_NONPRIV write 2754 at 24f0".
"gvt: vgpu(1) Invalid FORCE_NONPRIV write 28a0 at 24f0".

Registers 0x2754 and 0x28a0 are required by guest so add to whitelist.

Signed-off-by: Colin Xu <colin.xu@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
drivers/gpu/drm/i915/gvt/handlers.c diff | blob | history
MicroBlaze GIT Repository