projects / linux-2.6-microblaze.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: efccf60) | patch
ARM: dts: meson8: Add more L2 (PL310) cache properties
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Sat, 14 Jan 2023 23:34:54 +0000 (00:34 +0100)
committerNeil Armstrong <neil.armstrong@linaro.org>
Thu, 19 Jan 2023 07:57:14 +0000 (08:57 +0100)
commit12cdc236cf83eb55560f52dd378f05d5798452ba
tree565835e2f0ea5ae1e640887a170017294ffccddctree
parentefccf602b37fc1064214e6b5fdfa9e77879a9bcacommit | diff
ARM: dts: meson8: Add more L2 (PL310) cache properties

Add more L2 cache properties which are used by the 3.10 vendor kernel
but have not made it upstream yet.

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Link: https://lore.kernel.org/r/20230114233455.2005047-2-martin.blumenstingl@googlemail.com
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
arch/arm/boot/dts/meson8.dtsi diff | blob | history
MicroBlaze GIT Repository