2 * rt5659.c -- RT5659/RT5658 ALSA SoC audio codec driver
4 * Copyright 2015 Realtek Semiconductor Corp.
5 * Author: Bard Liao <bardliao@realtek.com>
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/clk.h>
13 #include <linux/module.h>
14 #include <linux/moduleparam.h>
15 #include <linux/init.h>
16 #include <linux/delay.h>
18 #include <linux/i2c.h>
19 #include <linux/platform_device.h>
20 #include <linux/spi/spi.h>
21 #include <linux/acpi.h>
22 #include <linux/gpio.h>
23 #include <linux/gpio/consumer.h>
24 #include <sound/core.h>
25 #include <sound/pcm.h>
26 #include <sound/pcm_params.h>
27 #include <sound/jack.h>
28 #include <sound/soc.h>
29 #include <sound/soc-dapm.h>
30 #include <sound/initval.h>
31 #include <sound/tlv.h>
32 #include <sound/rt5659.h>
37 static const struct reg_default rt5659_reg[] = {
534 static bool rt5659_volatile_register(struct device *dev, unsigned int reg)
538 case RT5659_EJD_CTRL_2:
539 case RT5659_SILENCE_CTRL:
540 case RT5659_DAC2_DIG_VOL:
541 case RT5659_HP_IMP_GAIN_2:
542 case RT5659_PDM_OUT_CTRL:
543 case RT5659_PDM_DATA_CTRL_1:
544 case RT5659_PDM_DATA_CTRL_4:
545 case RT5659_HAPTIC_GEN_CTRL_1:
546 case RT5659_HAPTIC_GEN_CTRL_3:
547 case RT5659_HAPTIC_LPF_CTRL_3:
549 case RT5659_MICBIAS_1:
551 case RT5659_ADC_EQ_CTRL_1:
552 case RT5659_DAC_EQ_CTRL_1:
553 case RT5659_INT_ST_1:
554 case RT5659_INT_ST_2:
555 case RT5659_GPIO_STA:
556 case RT5659_SINE_GEN_CTRL_1:
557 case RT5659_IL_CMD_1:
558 case RT5659_4BTN_IL_CMD_1:
559 case RT5659_PSV_IL_CMD_1:
560 case RT5659_AJD1_CTRL:
561 case RT5659_AJD2_AJD3_CTRL:
562 case RT5659_JD_CTRL_3:
563 case RT5659_VENDOR_ID:
564 case RT5659_VENDOR_ID_1:
565 case RT5659_DEVICE_ID:
566 case RT5659_MEMORY_TEST:
567 case RT5659_SOFT_RAMP_DEPOP_DAC_CLK_CTRL:
568 case RT5659_VOL_TEST:
569 case RT5659_STO_NG2_CTRL_1:
570 case RT5659_STO_NG2_CTRL_5:
571 case RT5659_STO_NG2_CTRL_6:
572 case RT5659_STO_NG2_CTRL_7:
573 case RT5659_MONO_NG2_CTRL_1:
574 case RT5659_MONO_NG2_CTRL_5:
575 case RT5659_MONO_NG2_CTRL_6:
576 case RT5659_HP_IMP_SENS_CTRL_1:
577 case RT5659_HP_IMP_SENS_CTRL_3:
578 case RT5659_HP_IMP_SENS_CTRL_4:
579 case RT5659_HP_CALIB_CTRL_1:
580 case RT5659_HP_CALIB_CTRL_9:
581 case RT5659_HP_CALIB_STA_1:
582 case RT5659_HP_CALIB_STA_2:
583 case RT5659_HP_CALIB_STA_3:
584 case RT5659_HP_CALIB_STA_4:
585 case RT5659_HP_CALIB_STA_5:
586 case RT5659_HP_CALIB_STA_6:
587 case RT5659_HP_CALIB_STA_7:
588 case RT5659_HP_CALIB_STA_8:
589 case RT5659_HP_CALIB_STA_9:
590 case RT5659_MONO_AMP_CALIB_CTRL_1:
591 case RT5659_MONO_AMP_CALIB_CTRL_3:
592 case RT5659_MONO_AMP_CALIB_STA_1:
593 case RT5659_MONO_AMP_CALIB_STA_2:
594 case RT5659_MONO_AMP_CALIB_STA_3:
595 case RT5659_MONO_AMP_CALIB_STA_4:
596 case RT5659_SPK_PWR_LMT_STA_1:
597 case RT5659_SPK_PWR_LMT_STA_2:
598 case RT5659_SPK_PWR_LMT_STA_3:
599 case RT5659_SPK_PWR_LMT_STA_4:
600 case RT5659_SPK_PWR_LMT_STA_5:
601 case RT5659_SPK_PWR_LMT_STA_6:
602 case RT5659_SPK_DC_CAILB_CTRL_1:
603 case RT5659_SPK_DC_CAILB_STA_1:
604 case RT5659_SPK_DC_CAILB_STA_2:
605 case RT5659_SPK_DC_CAILB_STA_3:
606 case RT5659_SPK_DC_CAILB_STA_4:
607 case RT5659_SPK_DC_CAILB_STA_5:
608 case RT5659_SPK_DC_CAILB_STA_6:
609 case RT5659_SPK_DC_CAILB_STA_7:
610 case RT5659_SPK_DC_CAILB_STA_8:
611 case RT5659_SPK_DC_CAILB_STA_9:
612 case RT5659_SPK_DC_CAILB_STA_10:
613 case RT5659_SPK_VDD_STA_1:
614 case RT5659_SPK_VDD_STA_2:
615 case RT5659_SPK_DC_DET_CTRL_1:
616 case RT5659_PURE_DC_DET_CTRL_1:
617 case RT5659_PURE_DC_DET_CTRL_2:
618 case RT5659_DRC1_PRIV_1:
619 case RT5659_DRC1_PRIV_4:
620 case RT5659_DRC1_PRIV_5:
621 case RT5659_DRC1_PRIV_6:
622 case RT5659_DRC1_PRIV_7:
623 case RT5659_DRC2_PRIV_1:
624 case RT5659_DRC2_PRIV_4:
625 case RT5659_DRC2_PRIV_5:
626 case RT5659_DRC2_PRIV_6:
627 case RT5659_DRC2_PRIV_7:
628 case RT5659_ALC_PGA_STA_1:
629 case RT5659_ALC_PGA_STA_2:
630 case RT5659_ALC_PGA_STA_3:
637 static bool rt5659_readable_register(struct device *dev, unsigned int reg)
644 case RT5659_MONO_OUT:
645 case RT5659_HPL_GAIN:
646 case RT5659_HPR_GAIN:
647 case RT5659_MONO_GAIN:
648 case RT5659_SPDIF_CTRL_1:
649 case RT5659_SPDIF_CTRL_2:
650 case RT5659_CAL_BST_CTRL:
653 case RT5659_INL1_INR1_VOL:
654 case RT5659_EJD_CTRL_1:
655 case RT5659_EJD_CTRL_2:
656 case RT5659_EJD_CTRL_3:
657 case RT5659_SILENCE_CTRL:
658 case RT5659_PSV_CTRL:
659 case RT5659_SIDETONE_CTRL:
660 case RT5659_DAC1_DIG_VOL:
661 case RT5659_DAC2_DIG_VOL:
662 case RT5659_DAC_CTRL:
663 case RT5659_STO1_ADC_DIG_VOL:
664 case RT5659_MONO_ADC_DIG_VOL:
665 case RT5659_STO2_ADC_DIG_VOL:
666 case RT5659_STO1_BOOST:
667 case RT5659_MONO_BOOST:
668 case RT5659_STO2_BOOST:
669 case RT5659_HP_IMP_GAIN_1:
670 case RT5659_HP_IMP_GAIN_2:
671 case RT5659_STO1_ADC_MIXER:
672 case RT5659_MONO_ADC_MIXER:
673 case RT5659_AD_DA_MIXER:
674 case RT5659_STO_DAC_MIXER:
675 case RT5659_MONO_DAC_MIXER:
676 case RT5659_DIG_MIXER:
677 case RT5659_A_DAC_MUX:
678 case RT5659_DIG_INF23_DATA:
679 case RT5659_PDM_OUT_CTRL:
680 case RT5659_PDM_DATA_CTRL_1:
681 case RT5659_PDM_DATA_CTRL_2:
682 case RT5659_PDM_DATA_CTRL_3:
683 case RT5659_PDM_DATA_CTRL_4:
684 case RT5659_SPDIF_CTRL:
685 case RT5659_REC1_GAIN:
686 case RT5659_REC1_L1_MIXER:
687 case RT5659_REC1_L2_MIXER:
688 case RT5659_REC1_R1_MIXER:
689 case RT5659_REC1_R2_MIXER:
691 case RT5659_REC2_L1_MIXER:
692 case RT5659_REC2_L2_MIXER:
693 case RT5659_REC2_R1_MIXER:
694 case RT5659_REC2_R2_MIXER:
695 case RT5659_SPK_L_MIXER:
696 case RT5659_SPK_R_MIXER:
697 case RT5659_SPO_AMP_GAIN:
698 case RT5659_ALC_BACK_GAIN:
699 case RT5659_MONOMIX_GAIN:
700 case RT5659_MONOMIX_IN_GAIN:
701 case RT5659_OUT_L_GAIN:
702 case RT5659_OUT_L_MIXER:
703 case RT5659_OUT_R_GAIN:
704 case RT5659_OUT_R_MIXER:
705 case RT5659_LOUT_MIXER:
706 case RT5659_HAPTIC_GEN_CTRL_1:
707 case RT5659_HAPTIC_GEN_CTRL_2:
708 case RT5659_HAPTIC_GEN_CTRL_3:
709 case RT5659_HAPTIC_GEN_CTRL_4:
710 case RT5659_HAPTIC_GEN_CTRL_5:
711 case RT5659_HAPTIC_GEN_CTRL_6:
712 case RT5659_HAPTIC_GEN_CTRL_7:
713 case RT5659_HAPTIC_GEN_CTRL_8:
714 case RT5659_HAPTIC_GEN_CTRL_9:
715 case RT5659_HAPTIC_GEN_CTRL_10:
716 case RT5659_HAPTIC_GEN_CTRL_11:
717 case RT5659_HAPTIC_LPF_CTRL_1:
718 case RT5659_HAPTIC_LPF_CTRL_2:
719 case RT5659_HAPTIC_LPF_CTRL_3:
720 case RT5659_PWR_DIG_1:
721 case RT5659_PWR_DIG_2:
722 case RT5659_PWR_ANLG_1:
723 case RT5659_PWR_ANLG_2:
724 case RT5659_PWR_ANLG_3:
725 case RT5659_PWR_MIXER:
727 case RT5659_PRIV_INDEX:
729 case RT5659_PRIV_DATA:
730 case RT5659_PRE_DIV_1:
731 case RT5659_PRE_DIV_2:
732 case RT5659_I2S1_SDP:
733 case RT5659_I2S2_SDP:
734 case RT5659_I2S3_SDP:
735 case RT5659_ADDA_CLK_1:
736 case RT5659_ADDA_CLK_2:
737 case RT5659_DMIC_CTRL_1:
738 case RT5659_DMIC_CTRL_2:
739 case RT5659_TDM_CTRL_1:
740 case RT5659_TDM_CTRL_2:
741 case RT5659_TDM_CTRL_3:
742 case RT5659_TDM_CTRL_4:
743 case RT5659_TDM_CTRL_5:
745 case RT5659_PLL_CTRL_1:
746 case RT5659_PLL_CTRL_2:
760 case RT5659_HP_CHARGE_PUMP_1:
761 case RT5659_HP_CHARGE_PUMP_2:
762 case RT5659_MICBIAS_1:
763 case RT5659_MICBIAS_2:
767 case RT5659_REC_M1_M2_GAIN_CTRL:
768 case RT5659_RC_CLK_CTRL:
769 case RT5659_CLASSD_CTRL_1:
770 case RT5659_CLASSD_CTRL_2:
771 case RT5659_ADC_EQ_CTRL_1:
772 case RT5659_ADC_EQ_CTRL_2:
773 case RT5659_DAC_EQ_CTRL_1:
774 case RT5659_DAC_EQ_CTRL_2:
775 case RT5659_DAC_EQ_CTRL_3:
776 case RT5659_IRQ_CTRL_1:
777 case RT5659_IRQ_CTRL_2:
778 case RT5659_IRQ_CTRL_3:
779 case RT5659_IRQ_CTRL_4:
780 case RT5659_IRQ_CTRL_5:
781 case RT5659_IRQ_CTRL_6:
782 case RT5659_INT_ST_1:
783 case RT5659_INT_ST_2:
784 case RT5659_GPIO_CTRL_1:
785 case RT5659_GPIO_CTRL_2:
786 case RT5659_GPIO_CTRL_3:
787 case RT5659_GPIO_CTRL_4:
788 case RT5659_GPIO_CTRL_5:
789 case RT5659_GPIO_STA:
790 case RT5659_SINE_GEN_CTRL_1:
791 case RT5659_SINE_GEN_CTRL_2:
792 case RT5659_SINE_GEN_CTRL_3:
793 case RT5659_HP_AMP_DET_CTRL_1:
794 case RT5659_HP_AMP_DET_CTRL_2:
795 case RT5659_SV_ZCD_1:
796 case RT5659_SV_ZCD_2:
797 case RT5659_IL_CMD_1:
798 case RT5659_IL_CMD_2:
799 case RT5659_IL_CMD_3:
800 case RT5659_IL_CMD_4:
801 case RT5659_4BTN_IL_CMD_1:
802 case RT5659_4BTN_IL_CMD_2:
803 case RT5659_4BTN_IL_CMD_3:
804 case RT5659_PSV_IL_CMD_1:
805 case RT5659_PSV_IL_CMD_2:
806 case RT5659_ADC_STO1_HP_CTRL_1:
807 case RT5659_ADC_STO1_HP_CTRL_2:
808 case RT5659_ADC_MONO_HP_CTRL_1:
809 case RT5659_ADC_MONO_HP_CTRL_2:
810 case RT5659_AJD1_CTRL:
811 case RT5659_AJD2_AJD3_CTRL:
815 case RT5659_JD_CTRL_1:
816 case RT5659_JD_CTRL_2:
817 case RT5659_JD_CTRL_3:
818 case RT5659_JD_CTRL_4:
819 case RT5659_DIG_MISC:
822 case RT5659_VENDOR_ID:
823 case RT5659_VENDOR_ID_1:
824 case RT5659_DEVICE_ID:
825 case RT5659_DAC_ADC_DIG_VOL:
826 case RT5659_BIAS_CUR_CTRL_1:
827 case RT5659_BIAS_CUR_CTRL_2:
828 case RT5659_BIAS_CUR_CTRL_3:
829 case RT5659_BIAS_CUR_CTRL_4:
830 case RT5659_BIAS_CUR_CTRL_5:
831 case RT5659_BIAS_CUR_CTRL_6:
832 case RT5659_BIAS_CUR_CTRL_7:
833 case RT5659_BIAS_CUR_CTRL_8:
834 case RT5659_BIAS_CUR_CTRL_9:
835 case RT5659_BIAS_CUR_CTRL_10:
836 case RT5659_MEMORY_TEST:
837 case RT5659_VREF_REC_OP_FB_CAP_CTRL:
838 case RT5659_CLASSD_0:
839 case RT5659_CLASSD_1:
840 case RT5659_CLASSD_2:
841 case RT5659_CLASSD_3:
842 case RT5659_CLASSD_4:
843 case RT5659_CLASSD_5:
844 case RT5659_CLASSD_6:
845 case RT5659_CLASSD_7:
846 case RT5659_CLASSD_8:
847 case RT5659_CLASSD_9:
848 case RT5659_CLASSD_10:
849 case RT5659_CHARGE_PUMP_1:
850 case RT5659_CHARGE_PUMP_2:
851 case RT5659_DIG_IN_CTRL_1:
852 case RT5659_DIG_IN_CTRL_2:
853 case RT5659_PAD_DRIVING_CTRL:
854 case RT5659_SOFT_RAMP_DEPOP:
856 case RT5659_CHOP_DAC:
857 case RT5659_CHOP_ADC:
858 case RT5659_CALIB_ADC_CTRL:
859 case RT5659_SOFT_RAMP_DEPOP_DAC_CLK_CTRL:
860 case RT5659_VOL_TEST:
861 case RT5659_TEST_MODE_CTRL_1:
862 case RT5659_TEST_MODE_CTRL_2:
863 case RT5659_TEST_MODE_CTRL_3:
864 case RT5659_TEST_MODE_CTRL_4:
865 case RT5659_BASSBACK_CTRL:
866 case RT5659_MP3_PLUS_CTRL_1:
867 case RT5659_MP3_PLUS_CTRL_2:
868 case RT5659_MP3_HPF_A1:
869 case RT5659_MP3_HPF_A2:
870 case RT5659_MP3_HPF_H0:
871 case RT5659_MP3_LPF_H0:
872 case RT5659_3D_SPK_CTRL:
873 case RT5659_3D_SPK_COEF_1:
874 case RT5659_3D_SPK_COEF_2:
875 case RT5659_3D_SPK_COEF_3:
876 case RT5659_3D_SPK_COEF_4:
877 case RT5659_3D_SPK_COEF_5:
878 case RT5659_3D_SPK_COEF_6:
879 case RT5659_3D_SPK_COEF_7:
880 case RT5659_STO_NG2_CTRL_1:
881 case RT5659_STO_NG2_CTRL_2:
882 case RT5659_STO_NG2_CTRL_3:
883 case RT5659_STO_NG2_CTRL_4:
884 case RT5659_STO_NG2_CTRL_5:
885 case RT5659_STO_NG2_CTRL_6:
886 case RT5659_STO_NG2_CTRL_7:
887 case RT5659_STO_NG2_CTRL_8:
888 case RT5659_MONO_NG2_CTRL_1:
889 case RT5659_MONO_NG2_CTRL_2:
890 case RT5659_MONO_NG2_CTRL_3:
891 case RT5659_MONO_NG2_CTRL_4:
892 case RT5659_MONO_NG2_CTRL_5:
893 case RT5659_MONO_NG2_CTRL_6:
894 case RT5659_MID_HP_AMP_DET:
895 case RT5659_LOW_HP_AMP_DET:
896 case RT5659_LDO_CTRL:
897 case RT5659_HP_DECROSS_CTRL_1:
898 case RT5659_HP_DECROSS_CTRL_2:
899 case RT5659_HP_DECROSS_CTRL_3:
900 case RT5659_HP_DECROSS_CTRL_4:
901 case RT5659_HP_IMP_SENS_CTRL_1:
902 case RT5659_HP_IMP_SENS_CTRL_2:
903 case RT5659_HP_IMP_SENS_CTRL_3:
904 case RT5659_HP_IMP_SENS_CTRL_4:
905 case RT5659_HP_IMP_SENS_MAP_1:
906 case RT5659_HP_IMP_SENS_MAP_2:
907 case RT5659_HP_IMP_SENS_MAP_3:
908 case RT5659_HP_IMP_SENS_MAP_4:
909 case RT5659_HP_IMP_SENS_MAP_5:
910 case RT5659_HP_IMP_SENS_MAP_6:
911 case RT5659_HP_IMP_SENS_MAP_7:
912 case RT5659_HP_IMP_SENS_MAP_8:
913 case RT5659_HP_LOGIC_CTRL_1:
914 case RT5659_HP_LOGIC_CTRL_2:
915 case RT5659_HP_CALIB_CTRL_1:
916 case RT5659_HP_CALIB_CTRL_2:
917 case RT5659_HP_CALIB_CTRL_3:
918 case RT5659_HP_CALIB_CTRL_4:
919 case RT5659_HP_CALIB_CTRL_5:
920 case RT5659_HP_CALIB_CTRL_6:
921 case RT5659_HP_CALIB_CTRL_7:
922 case RT5659_HP_CALIB_CTRL_9:
923 case RT5659_HP_CALIB_CTRL_10:
924 case RT5659_HP_CALIB_CTRL_11:
925 case RT5659_HP_CALIB_STA_1:
926 case RT5659_HP_CALIB_STA_2:
927 case RT5659_HP_CALIB_STA_3:
928 case RT5659_HP_CALIB_STA_4:
929 case RT5659_HP_CALIB_STA_5:
930 case RT5659_HP_CALIB_STA_6:
931 case RT5659_HP_CALIB_STA_7:
932 case RT5659_HP_CALIB_STA_8:
933 case RT5659_HP_CALIB_STA_9:
934 case RT5659_MONO_AMP_CALIB_CTRL_1:
935 case RT5659_MONO_AMP_CALIB_CTRL_2:
936 case RT5659_MONO_AMP_CALIB_CTRL_3:
937 case RT5659_MONO_AMP_CALIB_CTRL_4:
938 case RT5659_MONO_AMP_CALIB_CTRL_5:
939 case RT5659_MONO_AMP_CALIB_STA_1:
940 case RT5659_MONO_AMP_CALIB_STA_2:
941 case RT5659_MONO_AMP_CALIB_STA_3:
942 case RT5659_MONO_AMP_CALIB_STA_4:
943 case RT5659_SPK_PWR_LMT_CTRL_1:
944 case RT5659_SPK_PWR_LMT_CTRL_2:
945 case RT5659_SPK_PWR_LMT_CTRL_3:
946 case RT5659_SPK_PWR_LMT_STA_1:
947 case RT5659_SPK_PWR_LMT_STA_2:
948 case RT5659_SPK_PWR_LMT_STA_3:
949 case RT5659_SPK_PWR_LMT_STA_4:
950 case RT5659_SPK_PWR_LMT_STA_5:
951 case RT5659_SPK_PWR_LMT_STA_6:
952 case RT5659_FLEX_SPK_BST_CTRL_1:
953 case RT5659_FLEX_SPK_BST_CTRL_2:
954 case RT5659_FLEX_SPK_BST_CTRL_3:
955 case RT5659_FLEX_SPK_BST_CTRL_4:
956 case RT5659_SPK_EX_LMT_CTRL_1:
957 case RT5659_SPK_EX_LMT_CTRL_2:
958 case RT5659_SPK_EX_LMT_CTRL_3:
959 case RT5659_SPK_EX_LMT_CTRL_4:
960 case RT5659_SPK_EX_LMT_CTRL_5:
961 case RT5659_SPK_EX_LMT_CTRL_6:
962 case RT5659_SPK_EX_LMT_CTRL_7:
963 case RT5659_ADJ_HPF_CTRL_1:
964 case RT5659_ADJ_HPF_CTRL_2:
965 case RT5659_SPK_DC_CAILB_CTRL_1:
966 case RT5659_SPK_DC_CAILB_CTRL_2:
967 case RT5659_SPK_DC_CAILB_CTRL_3:
968 case RT5659_SPK_DC_CAILB_CTRL_4:
969 case RT5659_SPK_DC_CAILB_CTRL_5:
970 case RT5659_SPK_DC_CAILB_STA_1:
971 case RT5659_SPK_DC_CAILB_STA_2:
972 case RT5659_SPK_DC_CAILB_STA_3:
973 case RT5659_SPK_DC_CAILB_STA_4:
974 case RT5659_SPK_DC_CAILB_STA_5:
975 case RT5659_SPK_DC_CAILB_STA_6:
976 case RT5659_SPK_DC_CAILB_STA_7:
977 case RT5659_SPK_DC_CAILB_STA_8:
978 case RT5659_SPK_DC_CAILB_STA_9:
979 case RT5659_SPK_DC_CAILB_STA_10:
980 case RT5659_SPK_VDD_STA_1:
981 case RT5659_SPK_VDD_STA_2:
982 case RT5659_SPK_DC_DET_CTRL_1:
983 case RT5659_SPK_DC_DET_CTRL_2:
984 case RT5659_SPK_DC_DET_CTRL_3:
985 case RT5659_PURE_DC_DET_CTRL_1:
986 case RT5659_PURE_DC_DET_CTRL_2:
990 case RT5659_DRC1_CTRL_1:
991 case RT5659_DRC1_CTRL_2:
992 case RT5659_DRC1_CTRL_3:
993 case RT5659_DRC1_CTRL_4:
994 case RT5659_DRC1_CTRL_5:
995 case RT5659_DRC1_CTRL_6:
996 case RT5659_DRC1_HARD_LMT_CTRL_1:
997 case RT5659_DRC1_HARD_LMT_CTRL_2:
998 case RT5659_DRC2_CTRL_1:
999 case RT5659_DRC2_CTRL_2:
1000 case RT5659_DRC2_CTRL_3:
1001 case RT5659_DRC2_CTRL_4:
1002 case RT5659_DRC2_CTRL_5:
1003 case RT5659_DRC2_CTRL_6:
1004 case RT5659_DRC2_HARD_LMT_CTRL_1:
1005 case RT5659_DRC2_HARD_LMT_CTRL_2:
1006 case RT5659_DRC1_PRIV_1:
1007 case RT5659_DRC1_PRIV_2:
1008 case RT5659_DRC1_PRIV_3:
1009 case RT5659_DRC1_PRIV_4:
1010 case RT5659_DRC1_PRIV_5:
1011 case RT5659_DRC1_PRIV_6:
1012 case RT5659_DRC1_PRIV_7:
1013 case RT5659_DRC2_PRIV_1:
1014 case RT5659_DRC2_PRIV_2:
1015 case RT5659_DRC2_PRIV_3:
1016 case RT5659_DRC2_PRIV_4:
1017 case RT5659_DRC2_PRIV_5:
1018 case RT5659_DRC2_PRIV_6:
1019 case RT5659_DRC2_PRIV_7:
1020 case RT5659_MULTI_DRC_CTRL:
1021 case RT5659_CROSS_OVER_1:
1022 case RT5659_CROSS_OVER_2:
1023 case RT5659_CROSS_OVER_3:
1024 case RT5659_CROSS_OVER_4:
1025 case RT5659_CROSS_OVER_5:
1026 case RT5659_CROSS_OVER_6:
1027 case RT5659_CROSS_OVER_7:
1028 case RT5659_CROSS_OVER_8:
1029 case RT5659_CROSS_OVER_9:
1030 case RT5659_CROSS_OVER_10:
1031 case RT5659_ALC_PGA_CTRL_1:
1032 case RT5659_ALC_PGA_CTRL_2:
1033 case RT5659_ALC_PGA_CTRL_3:
1034 case RT5659_ALC_PGA_CTRL_4:
1035 case RT5659_ALC_PGA_CTRL_5:
1036 case RT5659_ALC_PGA_CTRL_6:
1037 case RT5659_ALC_PGA_CTRL_7:
1038 case RT5659_ALC_PGA_CTRL_8:
1039 case RT5659_ALC_PGA_STA_1:
1040 case RT5659_ALC_PGA_STA_2:
1041 case RT5659_ALC_PGA_STA_3:
1042 case RT5659_DAC_L_EQ_PRE_VOL:
1043 case RT5659_DAC_R_EQ_PRE_VOL:
1044 case RT5659_DAC_L_EQ_POST_VOL:
1045 case RT5659_DAC_R_EQ_POST_VOL:
1046 case RT5659_DAC_L_EQ_LPF1_A1:
1047 case RT5659_DAC_L_EQ_LPF1_H0:
1048 case RT5659_DAC_R_EQ_LPF1_A1:
1049 case RT5659_DAC_R_EQ_LPF1_H0:
1050 case RT5659_DAC_L_EQ_BPF2_A1:
1051 case RT5659_DAC_L_EQ_BPF2_A2:
1052 case RT5659_DAC_L_EQ_BPF2_H0:
1053 case RT5659_DAC_R_EQ_BPF2_A1:
1054 case RT5659_DAC_R_EQ_BPF2_A2:
1055 case RT5659_DAC_R_EQ_BPF2_H0:
1056 case RT5659_DAC_L_EQ_BPF3_A1:
1057 case RT5659_DAC_L_EQ_BPF3_A2:
1058 case RT5659_DAC_L_EQ_BPF3_H0:
1059 case RT5659_DAC_R_EQ_BPF3_A1:
1060 case RT5659_DAC_R_EQ_BPF3_A2:
1061 case RT5659_DAC_R_EQ_BPF3_H0:
1062 case RT5659_DAC_L_EQ_BPF4_A1:
1063 case RT5659_DAC_L_EQ_BPF4_A2:
1064 case RT5659_DAC_L_EQ_BPF4_H0:
1065 case RT5659_DAC_R_EQ_BPF4_A1:
1066 case RT5659_DAC_R_EQ_BPF4_A2:
1067 case RT5659_DAC_R_EQ_BPF4_H0:
1068 case RT5659_DAC_L_EQ_HPF1_A1:
1069 case RT5659_DAC_L_EQ_HPF1_H0:
1070 case RT5659_DAC_R_EQ_HPF1_A1:
1071 case RT5659_DAC_R_EQ_HPF1_H0:
1072 case RT5659_DAC_L_EQ_HPF2_A1:
1073 case RT5659_DAC_L_EQ_HPF2_A2:
1074 case RT5659_DAC_L_EQ_HPF2_H0:
1075 case RT5659_DAC_R_EQ_HPF2_A1:
1076 case RT5659_DAC_R_EQ_HPF2_A2:
1077 case RT5659_DAC_R_EQ_HPF2_H0:
1078 case RT5659_DAC_L_BI_EQ_BPF1_H0_1:
1079 case RT5659_DAC_L_BI_EQ_BPF1_H0_2:
1080 case RT5659_DAC_L_BI_EQ_BPF1_B1_1:
1081 case RT5659_DAC_L_BI_EQ_BPF1_B1_2:
1082 case RT5659_DAC_L_BI_EQ_BPF1_B2_1:
1083 case RT5659_DAC_L_BI_EQ_BPF1_B2_2:
1084 case RT5659_DAC_L_BI_EQ_BPF1_A1_1:
1085 case RT5659_DAC_L_BI_EQ_BPF1_A1_2:
1086 case RT5659_DAC_L_BI_EQ_BPF1_A2_1:
1087 case RT5659_DAC_L_BI_EQ_BPF1_A2_2:
1088 case RT5659_DAC_R_BI_EQ_BPF1_H0_1:
1089 case RT5659_DAC_R_BI_EQ_BPF1_H0_2:
1090 case RT5659_DAC_R_BI_EQ_BPF1_B1_1:
1091 case RT5659_DAC_R_BI_EQ_BPF1_B1_2:
1092 case RT5659_DAC_R_BI_EQ_BPF1_B2_1:
1093 case RT5659_DAC_R_BI_EQ_BPF1_B2_2:
1094 case RT5659_DAC_R_BI_EQ_BPF1_A1_1:
1095 case RT5659_DAC_R_BI_EQ_BPF1_A1_2:
1096 case RT5659_DAC_R_BI_EQ_BPF1_A2_1:
1097 case RT5659_DAC_R_BI_EQ_BPF1_A2_2:
1098 case RT5659_ADC_L_EQ_LPF1_A1:
1099 case RT5659_ADC_R_EQ_LPF1_A1:
1100 case RT5659_ADC_L_EQ_LPF1_H0:
1101 case RT5659_ADC_R_EQ_LPF1_H0:
1102 case RT5659_ADC_L_EQ_BPF1_A1:
1103 case RT5659_ADC_R_EQ_BPF1_A1:
1104 case RT5659_ADC_L_EQ_BPF1_A2:
1105 case RT5659_ADC_R_EQ_BPF1_A2:
1106 case RT5659_ADC_L_EQ_BPF1_H0:
1107 case RT5659_ADC_R_EQ_BPF1_H0:
1108 case RT5659_ADC_L_EQ_BPF2_A1:
1109 case RT5659_ADC_R_EQ_BPF2_A1:
1110 case RT5659_ADC_L_EQ_BPF2_A2:
1111 case RT5659_ADC_R_EQ_BPF2_A2:
1112 case RT5659_ADC_L_EQ_BPF2_H0:
1113 case RT5659_ADC_R_EQ_BPF2_H0:
1114 case RT5659_ADC_L_EQ_BPF3_A1:
1115 case RT5659_ADC_R_EQ_BPF3_A1:
1116 case RT5659_ADC_L_EQ_BPF3_A2:
1117 case RT5659_ADC_R_EQ_BPF3_A2:
1118 case RT5659_ADC_L_EQ_BPF3_H0:
1119 case RT5659_ADC_R_EQ_BPF3_H0:
1120 case RT5659_ADC_L_EQ_BPF4_A1:
1121 case RT5659_ADC_R_EQ_BPF4_A1:
1122 case RT5659_ADC_L_EQ_BPF4_A2:
1123 case RT5659_ADC_R_EQ_BPF4_A2:
1124 case RT5659_ADC_L_EQ_BPF4_H0:
1125 case RT5659_ADC_R_EQ_BPF4_H0:
1126 case RT5659_ADC_L_EQ_HPF1_A1:
1127 case RT5659_ADC_R_EQ_HPF1_A1:
1128 case RT5659_ADC_L_EQ_HPF1_H0:
1129 case RT5659_ADC_R_EQ_HPF1_H0:
1130 case RT5659_ADC_L_EQ_PRE_VOL:
1131 case RT5659_ADC_R_EQ_PRE_VOL:
1132 case RT5659_ADC_L_EQ_POST_VOL:
1133 case RT5659_ADC_R_EQ_POST_VOL:
1140 static const DECLARE_TLV_DB_SCALE(hp_vol_tlv, -2325, 75, 0);
1141 static const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);
1142 static const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);
1143 static const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);
1144 static const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);
1145 static const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);
1146 static const DECLARE_TLV_DB_SCALE(in_bst_tlv, -1200, 75, 0);
1148 /* Interface data select */
1149 static const char * const rt5659_data_select[] = {
1150 "L/R", "R/L", "L/L", "R/R"
1153 static SOC_ENUM_SINGLE_DECL(rt5659_if1_01_adc_enum,
1154 RT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT01_SFT, rt5659_data_select);
1156 static SOC_ENUM_SINGLE_DECL(rt5659_if1_23_adc_enum,
1157 RT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT23_SFT, rt5659_data_select);
1159 static SOC_ENUM_SINGLE_DECL(rt5659_if1_45_adc_enum,
1160 RT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT45_SFT, rt5659_data_select);
1162 static SOC_ENUM_SINGLE_DECL(rt5659_if1_67_adc_enum,
1163 RT5659_TDM_CTRL_2, RT5659_DS_ADC_SLOT67_SFT, rt5659_data_select);
1165 static SOC_ENUM_SINGLE_DECL(rt5659_if2_dac_enum,
1166 RT5659_DIG_INF23_DATA, RT5659_IF2_DAC_SEL_SFT, rt5659_data_select);
1168 static SOC_ENUM_SINGLE_DECL(rt5659_if2_adc_enum,
1169 RT5659_DIG_INF23_DATA, RT5659_IF2_ADC_SEL_SFT, rt5659_data_select);
1171 static SOC_ENUM_SINGLE_DECL(rt5659_if3_dac_enum,
1172 RT5659_DIG_INF23_DATA, RT5659_IF3_DAC_SEL_SFT, rt5659_data_select);
1174 static SOC_ENUM_SINGLE_DECL(rt5659_if3_adc_enum,
1175 RT5659_DIG_INF23_DATA, RT5659_IF3_ADC_SEL_SFT, rt5659_data_select);
1177 static const struct snd_kcontrol_new rt5659_if1_01_adc_swap_mux =
1178 SOC_DAPM_ENUM("IF1 01 ADC Swap Source", rt5659_if1_01_adc_enum);
1180 static const struct snd_kcontrol_new rt5659_if1_23_adc_swap_mux =
1181 SOC_DAPM_ENUM("IF1 23 ADC1 Swap Source", rt5659_if1_23_adc_enum);
1183 static const struct snd_kcontrol_new rt5659_if1_45_adc_swap_mux =
1184 SOC_DAPM_ENUM("IF1 45 ADC1 Swap Source", rt5659_if1_45_adc_enum);
1186 static const struct snd_kcontrol_new rt5659_if1_67_adc_swap_mux =
1187 SOC_DAPM_ENUM("IF1 67 ADC1 Swap Source", rt5659_if1_67_adc_enum);
1189 static const struct snd_kcontrol_new rt5659_if2_dac_swap_mux =
1190 SOC_DAPM_ENUM("IF2 DAC Swap Source", rt5659_if2_dac_enum);
1192 static const struct snd_kcontrol_new rt5659_if2_adc_swap_mux =
1193 SOC_DAPM_ENUM("IF2 ADC Swap Source", rt5659_if2_adc_enum);
1195 static const struct snd_kcontrol_new rt5659_if3_dac_swap_mux =
1196 SOC_DAPM_ENUM("IF3 DAC Swap Source", rt5659_if3_dac_enum);
1198 static const struct snd_kcontrol_new rt5659_if3_adc_swap_mux =
1199 SOC_DAPM_ENUM("IF3 ADC Swap Source", rt5659_if3_adc_enum);
1201 static const char * const rt5659_asrc_clk_src[] = {
1202 "clk_sysy_div_out", "clk_i2s1_track", "clk_i2s2_track",
1203 "clk_i2s3_track", "clk_sys2", "clk_sys3"
1206 static unsigned int rt5659_asrc_clk_map_values[] = {
1210 static SOC_VALUE_ENUM_SINGLE_DECL(
1211 rt5659_da_sto_asrc_enum, RT5659_ASRC_2, RT5659_DA_STO_T_SFT, 0x7,
1212 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1214 static SOC_VALUE_ENUM_SINGLE_DECL(
1215 rt5659_da_monol_asrc_enum, RT5659_ASRC_2, RT5659_DA_MONO_L_T_SFT, 0x7,
1216 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1218 static SOC_VALUE_ENUM_SINGLE_DECL(
1219 rt5659_da_monor_asrc_enum, RT5659_ASRC_2, RT5659_DA_MONO_R_T_SFT, 0x7,
1220 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1222 static SOC_VALUE_ENUM_SINGLE_DECL(
1223 rt5659_ad_sto1_asrc_enum, RT5659_ASRC_2, RT5659_AD_STO1_T_SFT, 0x7,
1224 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1226 static SOC_VALUE_ENUM_SINGLE_DECL(
1227 rt5659_ad_sto2_asrc_enum, RT5659_ASRC_3, RT5659_AD_STO2_T_SFT, 0x7,
1228 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1230 static SOC_VALUE_ENUM_SINGLE_DECL(
1231 rt5659_ad_monol_asrc_enum, RT5659_ASRC_3, RT5659_AD_MONO_L_T_SFT, 0x7,
1232 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1234 static SOC_VALUE_ENUM_SINGLE_DECL(
1235 rt5659_ad_monor_asrc_enum, RT5659_ASRC_3, RT5659_AD_MONO_R_T_SFT, 0x7,
1236 rt5659_asrc_clk_src, rt5659_asrc_clk_map_values);
1238 static int rt5659_hp_vol_put(struct snd_kcontrol *kcontrol,
1239 struct snd_ctl_elem_value *ucontrol)
1241 struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
1242 int ret = snd_soc_put_volsw(kcontrol, ucontrol);
1244 if (snd_soc_component_read32(component, RT5659_STO_NG2_CTRL_1) & RT5659_NG2_EN) {
1245 snd_soc_component_update_bits(component, RT5659_STO_NG2_CTRL_1,
1246 RT5659_NG2_EN_MASK, RT5659_NG2_DIS);
1247 snd_soc_component_update_bits(component, RT5659_STO_NG2_CTRL_1,
1248 RT5659_NG2_EN_MASK, RT5659_NG2_EN);
1254 static void rt5659_enable_push_button_irq(struct snd_soc_component *component,
1257 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
1260 snd_soc_component_write(component, RT5659_4BTN_IL_CMD_1, 0x000b);
1262 /* MICBIAS1 and Mic Det Power for button detect*/
1263 snd_soc_dapm_force_enable_pin(dapm, "MICBIAS1");
1264 snd_soc_dapm_force_enable_pin(dapm,
1266 snd_soc_dapm_sync(dapm);
1268 snd_soc_component_update_bits(component, RT5659_PWR_ANLG_2,
1269 RT5659_PWR_MB1, RT5659_PWR_MB1);
1270 snd_soc_component_update_bits(component, RT5659_PWR_VOL,
1271 RT5659_PWR_MIC_DET, RT5659_PWR_MIC_DET);
1273 snd_soc_component_update_bits(component, RT5659_IRQ_CTRL_2,
1274 RT5659_IL_IRQ_MASK, RT5659_IL_IRQ_EN);
1275 snd_soc_component_update_bits(component, RT5659_4BTN_IL_CMD_2,
1276 RT5659_4BTN_IL_MASK, RT5659_4BTN_IL_EN);
1278 snd_soc_component_update_bits(component, RT5659_4BTN_IL_CMD_2,
1279 RT5659_4BTN_IL_MASK, RT5659_4BTN_IL_DIS);
1280 snd_soc_component_update_bits(component, RT5659_IRQ_CTRL_2,
1281 RT5659_IL_IRQ_MASK, RT5659_IL_IRQ_DIS);
1282 /* MICBIAS1 and Mic Det Power for button detect*/
1283 snd_soc_dapm_disable_pin(dapm, "MICBIAS1");
1284 snd_soc_dapm_disable_pin(dapm, "Mic Det Power");
1285 snd_soc_dapm_sync(dapm);
1290 * rt5659_headset_detect - Detect headset.
1291 * @component: SoC audio component device.
1292 * @jack_insert: Jack insert or not.
1294 * Detect whether is headset or not when jack inserted.
1296 * Returns detect status.
1299 static int rt5659_headset_detect(struct snd_soc_component *component, int jack_insert)
1301 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
1302 int val, i = 0, sleep_time[5] = {300, 150, 100, 50, 30};
1305 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
1308 snd_soc_dapm_force_enable_pin(dapm,
1310 snd_soc_dapm_sync(dapm);
1311 reg_63 = snd_soc_component_read32(component, RT5659_PWR_ANLG_1);
1313 snd_soc_component_update_bits(component, RT5659_PWR_ANLG_1,
1314 RT5659_PWR_VREF2 | RT5659_PWR_MB,
1315 RT5659_PWR_VREF2 | RT5659_PWR_MB);
1317 snd_soc_component_update_bits(component, RT5659_PWR_ANLG_1,
1318 RT5659_PWR_FV2, RT5659_PWR_FV2);
1320 snd_soc_component_write(component, RT5659_EJD_CTRL_2, 0x4160);
1321 snd_soc_component_update_bits(component, RT5659_EJD_CTRL_1,
1324 snd_soc_component_update_bits(component, RT5659_EJD_CTRL_1,
1328 msleep(sleep_time[i]);
1329 val = snd_soc_component_read32(component, RT5659_EJD_CTRL_2) & 0x0003;
1331 if (val == 0x1 || val == 0x2 || val == 0x3)
1337 rt5659->jack_type = SND_JACK_HEADSET;
1338 rt5659_enable_push_button_irq(component, true);
1341 snd_soc_component_write(component, RT5659_PWR_ANLG_1, reg_63);
1342 rt5659->jack_type = SND_JACK_HEADPHONE;
1343 snd_soc_dapm_disable_pin(dapm, "Mic Det Power");
1344 snd_soc_dapm_sync(dapm);
1348 snd_soc_dapm_disable_pin(dapm, "Mic Det Power");
1349 snd_soc_dapm_sync(dapm);
1350 if (rt5659->jack_type == SND_JACK_HEADSET)
1351 rt5659_enable_push_button_irq(component, false);
1352 rt5659->jack_type = 0;
1355 dev_dbg(component->dev, "jack_type = %d\n", rt5659->jack_type);
1356 return rt5659->jack_type;
1359 static int rt5659_button_detect(struct snd_soc_component *component)
1363 val = snd_soc_component_read32(component, RT5659_4BTN_IL_CMD_1);
1364 btn_type = val & 0xfff0;
1365 snd_soc_component_write(component, RT5659_4BTN_IL_CMD_1, val);
1370 static irqreturn_t rt5659_irq(int irq, void *data)
1372 struct rt5659_priv *rt5659 = data;
1374 queue_delayed_work(system_power_efficient_wq,
1375 &rt5659->jack_detect_work, msecs_to_jiffies(250));
1380 int rt5659_set_jack_detect(struct snd_soc_component *component,
1381 struct snd_soc_jack *hs_jack)
1383 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
1385 rt5659->hs_jack = hs_jack;
1387 rt5659_irq(0, rt5659);
1391 EXPORT_SYMBOL_GPL(rt5659_set_jack_detect);
1393 static void rt5659_jack_detect_work(struct work_struct *work)
1395 struct rt5659_priv *rt5659 =
1396 container_of(work, struct rt5659_priv, jack_detect_work.work);
1397 int val, btn_type, report = 0;
1399 if (!rt5659->component)
1402 val = snd_soc_component_read32(rt5659->component, RT5659_INT_ST_1) & 0x0080;
1405 if (rt5659->jack_type == 0) {
1406 /* jack was out, report jack type */
1407 report = rt5659_headset_detect(rt5659->component, 1);
1409 /* jack is already in, report button event */
1410 report = SND_JACK_HEADSET;
1411 btn_type = rt5659_button_detect(rt5659->component);
1413 * rt5659 can report three kinds of button behavior,
1414 * one click, double click and hold. However,
1415 * currently we will report button pressed/released
1416 * event. So all the three button behaviors are
1417 * treated as button pressed.
1423 report |= SND_JACK_BTN_0;
1428 report |= SND_JACK_BTN_1;
1433 report |= SND_JACK_BTN_2;
1438 report |= SND_JACK_BTN_3;
1440 case 0x0000: /* unpressed */
1444 dev_err(rt5659->component->dev,
1445 "Unexpected button code 0x%04x\n",
1450 /* button release or spurious interrput*/
1452 report = rt5659->jack_type;
1456 report = rt5659_headset_detect(rt5659->component, 0);
1459 snd_soc_jack_report(rt5659->hs_jack, report, SND_JACK_HEADSET |
1460 SND_JACK_BTN_0 | SND_JACK_BTN_1 |
1461 SND_JACK_BTN_2 | SND_JACK_BTN_3);
1464 static void rt5659_jack_detect_intel_hd_header(struct work_struct *work)
1466 struct rt5659_priv *rt5659 =
1467 container_of(work, struct rt5659_priv, jack_detect_work.work);
1469 bool hp_flag, mic_flag;
1471 if (!rt5659->hs_jack)
1474 /* headphone jack */
1475 regmap_read(rt5659->regmap, RT5659_GPIO_STA, &value);
1476 hp_flag = (!(value & 0x8)) ? true : false;
1478 if (hp_flag != rt5659->hda_hp_plugged) {
1479 rt5659->hda_hp_plugged = hp_flag;
1482 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,
1484 rt5659->jack_type |= SND_JACK_HEADPHONE;
1486 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,
1488 rt5659->jack_type = rt5659->jack_type &
1489 (~SND_JACK_HEADPHONE);
1492 snd_soc_jack_report(rt5659->hs_jack, rt5659->jack_type,
1493 SND_JACK_HEADPHONE);
1497 regmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);
1498 regmap_write(rt5659->regmap, RT5659_4BTN_IL_CMD_1, value);
1499 mic_flag = (value & 0x2000) ? true : false;
1501 if (mic_flag != rt5659->hda_mic_plugged) {
1502 rt5659->hda_mic_plugged = mic_flag;
1504 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,
1506 rt5659->jack_type |= SND_JACK_MICROPHONE;
1508 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,
1510 rt5659->jack_type = rt5659->jack_type
1511 & (~SND_JACK_MICROPHONE);
1514 snd_soc_jack_report(rt5659->hs_jack, rt5659->jack_type,
1515 SND_JACK_MICROPHONE);
1519 static const struct snd_kcontrol_new rt5659_snd_controls[] = {
1520 /* Speaker Output Volume */
1521 SOC_DOUBLE_TLV("Speaker Playback Volume", RT5659_SPO_VOL,
1522 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 39, 1, out_vol_tlv),
1524 /* Headphone Output Volume */
1525 SOC_DOUBLE_R_EXT_TLV("Headphone Playback Volume", RT5659_HPL_GAIN,
1526 RT5659_HPR_GAIN, RT5659_G_HP_SFT, 31, 1, snd_soc_get_volsw,
1527 rt5659_hp_vol_put, hp_vol_tlv),
1529 /* Mono Output Volume */
1530 SOC_SINGLE_TLV("Mono Playback Volume", RT5659_MONO_OUT,
1531 RT5659_L_VOL_SFT, 39, 1, out_vol_tlv),
1534 SOC_DOUBLE_TLV("OUT Playback Volume", RT5659_LOUT,
1535 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 39, 1, out_vol_tlv),
1537 /* DAC Digital Volume */
1538 SOC_DOUBLE_TLV("DAC1 Playback Volume", RT5659_DAC1_DIG_VOL,
1539 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 175, 0, dac_vol_tlv),
1540 SOC_DOUBLE("DAC1 Playback Switch", RT5659_AD_DA_MIXER,
1541 RT5659_M_DAC1_L_SFT, RT5659_M_DAC1_R_SFT, 1, 1),
1543 SOC_DOUBLE_TLV("DAC2 Playback Volume", RT5659_DAC2_DIG_VOL,
1544 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 175, 0, dac_vol_tlv),
1545 SOC_DOUBLE("DAC2 Playback Switch", RT5659_DAC_CTRL,
1546 RT5659_M_DAC2_L_VOL_SFT, RT5659_M_DAC2_R_VOL_SFT, 1, 1),
1548 /* IN1/IN2/IN3/IN4 Volume */
1549 SOC_SINGLE_TLV("IN1 Boost Volume", RT5659_IN1_IN2,
1550 RT5659_BST1_SFT, 69, 0, in_bst_tlv),
1551 SOC_SINGLE_TLV("IN2 Boost Volume", RT5659_IN1_IN2,
1552 RT5659_BST2_SFT, 69, 0, in_bst_tlv),
1553 SOC_SINGLE_TLV("IN3 Boost Volume", RT5659_IN3_IN4,
1554 RT5659_BST3_SFT, 69, 0, in_bst_tlv),
1555 SOC_SINGLE_TLV("IN4 Boost Volume", RT5659_IN3_IN4,
1556 RT5659_BST4_SFT, 69, 0, in_bst_tlv),
1558 /* INL/INR Volume Control */
1559 SOC_DOUBLE_TLV("IN Capture Volume", RT5659_INL1_INR1_VOL,
1560 RT5659_INL_VOL_SFT, RT5659_INR_VOL_SFT, 31, 1, in_vol_tlv),
1562 /* ADC Digital Volume Control */
1563 SOC_DOUBLE("STO1 ADC Capture Switch", RT5659_STO1_ADC_DIG_VOL,
1564 RT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),
1565 SOC_DOUBLE_TLV("STO1 ADC Capture Volume", RT5659_STO1_ADC_DIG_VOL,
1566 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),
1567 SOC_DOUBLE("Mono ADC Capture Switch", RT5659_MONO_ADC_DIG_VOL,
1568 RT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),
1569 SOC_DOUBLE_TLV("Mono ADC Capture Volume", RT5659_MONO_ADC_DIG_VOL,
1570 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),
1571 SOC_DOUBLE("STO2 ADC Capture Switch", RT5659_STO2_ADC_DIG_VOL,
1572 RT5659_L_MUTE_SFT, RT5659_R_MUTE_SFT, 1, 1),
1573 SOC_DOUBLE_TLV("STO2 ADC Capture Volume", RT5659_STO2_ADC_DIG_VOL,
1574 RT5659_L_VOL_SFT, RT5659_R_VOL_SFT, 127, 0, adc_vol_tlv),
1576 /* ADC Boost Volume Control */
1577 SOC_DOUBLE_TLV("STO1 ADC Boost Gain Volume", RT5659_STO1_BOOST,
1578 RT5659_STO1_ADC_L_BST_SFT, RT5659_STO1_ADC_R_BST_SFT,
1581 SOC_DOUBLE_TLV("Mono ADC Boost Gain Volume", RT5659_MONO_BOOST,
1582 RT5659_MONO_ADC_L_BST_SFT, RT5659_MONO_ADC_R_BST_SFT,
1585 SOC_DOUBLE_TLV("STO2 ADC Boost Gain Volume", RT5659_STO2_BOOST,
1586 RT5659_STO2_ADC_L_BST_SFT, RT5659_STO2_ADC_R_BST_SFT,
1589 SOC_SINGLE("DAC IF1 DAC1 L Data Switch", RT5659_TDM_CTRL_4, 12, 7, 0),
1590 SOC_SINGLE("DAC IF1 DAC1 R Data Switch", RT5659_TDM_CTRL_4, 8, 7, 0),
1591 SOC_SINGLE("DAC IF1 DAC2 L Data Switch", RT5659_TDM_CTRL_4, 4, 7, 0),
1592 SOC_SINGLE("DAC IF1 DAC2 R Data Switch", RT5659_TDM_CTRL_4, 0, 7, 0),
1596 * set_dmic_clk - Set parameter of dmic.
1599 * @kcontrol: The kcontrol of this widget.
1602 * Choose dmic clock between 1MHz and 3MHz.
1603 * It is better for clock to approximate 3MHz.
1605 static int set_dmic_clk(struct snd_soc_dapm_widget *w,
1606 struct snd_kcontrol *kcontrol, int event)
1608 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
1609 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
1610 int pd, idx = -EINVAL;
1612 pd = rl6231_get_pre_div(rt5659->regmap,
1613 RT5659_ADDA_CLK_1, RT5659_I2S_PD1_SFT);
1614 idx = rl6231_calc_dmic_clk(rt5659->sysclk / pd);
1617 dev_err(component->dev, "Failed to set DMIC clock\n");
1619 snd_soc_component_update_bits(component, RT5659_DMIC_CTRL_1,
1620 RT5659_DMIC_CLK_MASK, idx << RT5659_DMIC_CLK_SFT);
1625 static int set_adc1_clk(struct snd_soc_dapm_widget *w,
1626 struct snd_kcontrol *kcontrol, int event)
1628 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
1631 case SND_SOC_DAPM_POST_PMU:
1632 snd_soc_component_update_bits(component, RT5659_CHOP_ADC,
1633 RT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK,
1634 RT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK);
1637 case SND_SOC_DAPM_PRE_PMD:
1638 snd_soc_component_update_bits(component, RT5659_CHOP_ADC,
1639 RT5659_CKXEN_ADC1_MASK | RT5659_CKGEN_ADC1_MASK, 0);
1650 static int set_adc2_clk(struct snd_soc_dapm_widget *w,
1651 struct snd_kcontrol *kcontrol, int event)
1653 struct snd_soc_component *component =
1654 snd_soc_dapm_to_component(w->dapm);
1657 case SND_SOC_DAPM_POST_PMU:
1658 snd_soc_component_update_bits(component, RT5659_CHOP_ADC,
1659 RT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK,
1660 RT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK);
1663 case SND_SOC_DAPM_PRE_PMD:
1664 snd_soc_component_update_bits(component, RT5659_CHOP_ADC,
1665 RT5659_CKXEN_ADC2_MASK | RT5659_CKGEN_ADC2_MASK, 0);
1676 static int rt5659_charge_pump_event(struct snd_soc_dapm_widget *w,
1677 struct snd_kcontrol *kcontrol, int event)
1679 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
1682 case SND_SOC_DAPM_PRE_PMU:
1684 snd_soc_component_write(component, RT5659_DEPOP_1, 0x0009);
1686 case SND_SOC_DAPM_POST_PMD:
1687 snd_soc_component_write(component, RT5659_HP_CHARGE_PUMP_1, 0x0c16);
1696 static int is_sys_clk_from_pll(struct snd_soc_dapm_widget *w,
1697 struct snd_soc_dapm_widget *sink)
1700 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
1702 val = snd_soc_component_read32(component, RT5659_GLB_CLK);
1703 val &= RT5659_SCLK_SRC_MASK;
1704 if (val == RT5659_SCLK_SRC_PLL1)
1710 static int is_using_asrc(struct snd_soc_dapm_widget *w,
1711 struct snd_soc_dapm_widget *sink)
1713 unsigned int reg, shift, val;
1714 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
1717 case RT5659_ADC_MONO_R_ASRC_SFT:
1718 reg = RT5659_ASRC_3;
1719 shift = RT5659_AD_MONO_R_T_SFT;
1721 case RT5659_ADC_MONO_L_ASRC_SFT:
1722 reg = RT5659_ASRC_3;
1723 shift = RT5659_AD_MONO_L_T_SFT;
1725 case RT5659_ADC_STO1_ASRC_SFT:
1726 reg = RT5659_ASRC_2;
1727 shift = RT5659_AD_STO1_T_SFT;
1729 case RT5659_DAC_MONO_R_ASRC_SFT:
1730 reg = RT5659_ASRC_2;
1731 shift = RT5659_DA_MONO_R_T_SFT;
1733 case RT5659_DAC_MONO_L_ASRC_SFT:
1734 reg = RT5659_ASRC_2;
1735 shift = RT5659_DA_MONO_L_T_SFT;
1737 case RT5659_DAC_STO_ASRC_SFT:
1738 reg = RT5659_ASRC_2;
1739 shift = RT5659_DA_STO_T_SFT;
1745 val = (snd_soc_component_read32(component, reg) >> shift) & 0xf;
1750 /* I2S_Pre_Div1 should be 1 in asrc mode */
1751 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
1752 RT5659_I2S_PD1_MASK, RT5659_I2S_PD1_2);
1761 static const struct snd_kcontrol_new rt5659_sto1_adc_l_mix[] = {
1762 SOC_DAPM_SINGLE("ADC1 Switch", RT5659_STO1_ADC_MIXER,
1763 RT5659_M_STO1_ADC_L1_SFT, 1, 1),
1764 SOC_DAPM_SINGLE("ADC2 Switch", RT5659_STO1_ADC_MIXER,
1765 RT5659_M_STO1_ADC_L2_SFT, 1, 1),
1768 static const struct snd_kcontrol_new rt5659_sto1_adc_r_mix[] = {
1769 SOC_DAPM_SINGLE("ADC1 Switch", RT5659_STO1_ADC_MIXER,
1770 RT5659_M_STO1_ADC_R1_SFT, 1, 1),
1771 SOC_DAPM_SINGLE("ADC2 Switch", RT5659_STO1_ADC_MIXER,
1772 RT5659_M_STO1_ADC_R2_SFT, 1, 1),
1775 static const struct snd_kcontrol_new rt5659_mono_adc_l_mix[] = {
1776 SOC_DAPM_SINGLE("ADC1 Switch", RT5659_MONO_ADC_MIXER,
1777 RT5659_M_MONO_ADC_L1_SFT, 1, 1),
1778 SOC_DAPM_SINGLE("ADC2 Switch", RT5659_MONO_ADC_MIXER,
1779 RT5659_M_MONO_ADC_L2_SFT, 1, 1),
1782 static const struct snd_kcontrol_new rt5659_mono_adc_r_mix[] = {
1783 SOC_DAPM_SINGLE("ADC1 Switch", RT5659_MONO_ADC_MIXER,
1784 RT5659_M_MONO_ADC_R1_SFT, 1, 1),
1785 SOC_DAPM_SINGLE("ADC2 Switch", RT5659_MONO_ADC_MIXER,
1786 RT5659_M_MONO_ADC_R2_SFT, 1, 1),
1789 static const struct snd_kcontrol_new rt5659_dac_l_mix[] = {
1790 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5659_AD_DA_MIXER,
1791 RT5659_M_ADCMIX_L_SFT, 1, 1),
1792 SOC_DAPM_SINGLE("DAC1 Switch", RT5659_AD_DA_MIXER,
1793 RT5659_M_DAC1_L_SFT, 1, 1),
1796 static const struct snd_kcontrol_new rt5659_dac_r_mix[] = {
1797 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5659_AD_DA_MIXER,
1798 RT5659_M_ADCMIX_R_SFT, 1, 1),
1799 SOC_DAPM_SINGLE("DAC1 Switch", RT5659_AD_DA_MIXER,
1800 RT5659_M_DAC1_R_SFT, 1, 1),
1803 static const struct snd_kcontrol_new rt5659_sto_dac_l_mix[] = {
1804 SOC_DAPM_SINGLE("DAC L1 Switch", RT5659_STO_DAC_MIXER,
1805 RT5659_M_DAC_L1_STO_L_SFT, 1, 1),
1806 SOC_DAPM_SINGLE("DAC R1 Switch", RT5659_STO_DAC_MIXER,
1807 RT5659_M_DAC_R1_STO_L_SFT, 1, 1),
1808 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_STO_DAC_MIXER,
1809 RT5659_M_DAC_L2_STO_L_SFT, 1, 1),
1810 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_STO_DAC_MIXER,
1811 RT5659_M_DAC_R2_STO_L_SFT, 1, 1),
1814 static const struct snd_kcontrol_new rt5659_sto_dac_r_mix[] = {
1815 SOC_DAPM_SINGLE("DAC L1 Switch", RT5659_STO_DAC_MIXER,
1816 RT5659_M_DAC_L1_STO_R_SFT, 1, 1),
1817 SOC_DAPM_SINGLE("DAC R1 Switch", RT5659_STO_DAC_MIXER,
1818 RT5659_M_DAC_R1_STO_R_SFT, 1, 1),
1819 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_STO_DAC_MIXER,
1820 RT5659_M_DAC_L2_STO_R_SFT, 1, 1),
1821 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_STO_DAC_MIXER,
1822 RT5659_M_DAC_R2_STO_R_SFT, 1, 1),
1825 static const struct snd_kcontrol_new rt5659_mono_dac_l_mix[] = {
1826 SOC_DAPM_SINGLE("DAC L1 Switch", RT5659_MONO_DAC_MIXER,
1827 RT5659_M_DAC_L1_MONO_L_SFT, 1, 1),
1828 SOC_DAPM_SINGLE("DAC R1 Switch", RT5659_MONO_DAC_MIXER,
1829 RT5659_M_DAC_R1_MONO_L_SFT, 1, 1),
1830 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_MONO_DAC_MIXER,
1831 RT5659_M_DAC_L2_MONO_L_SFT, 1, 1),
1832 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_MONO_DAC_MIXER,
1833 RT5659_M_DAC_R2_MONO_L_SFT, 1, 1),
1836 static const struct snd_kcontrol_new rt5659_mono_dac_r_mix[] = {
1837 SOC_DAPM_SINGLE("DAC L1 Switch", RT5659_MONO_DAC_MIXER,
1838 RT5659_M_DAC_L1_MONO_R_SFT, 1, 1),
1839 SOC_DAPM_SINGLE("DAC R1 Switch", RT5659_MONO_DAC_MIXER,
1840 RT5659_M_DAC_R1_MONO_R_SFT, 1, 1),
1841 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_MONO_DAC_MIXER,
1842 RT5659_M_DAC_L2_MONO_R_SFT, 1, 1),
1843 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_MONO_DAC_MIXER,
1844 RT5659_M_DAC_R2_MONO_R_SFT, 1, 1),
1847 /* Analog Input Mixer */
1848 static const struct snd_kcontrol_new rt5659_rec1_l_mix[] = {
1849 SOC_DAPM_SINGLE("SPKVOLL Switch", RT5659_REC1_L2_MIXER,
1850 RT5659_M_SPKVOLL_RM1_L_SFT, 1, 1),
1851 SOC_DAPM_SINGLE("INL Switch", RT5659_REC1_L2_MIXER,
1852 RT5659_M_INL_RM1_L_SFT, 1, 1),
1853 SOC_DAPM_SINGLE("BST4 Switch", RT5659_REC1_L2_MIXER,
1854 RT5659_M_BST4_RM1_L_SFT, 1, 1),
1855 SOC_DAPM_SINGLE("BST3 Switch", RT5659_REC1_L2_MIXER,
1856 RT5659_M_BST3_RM1_L_SFT, 1, 1),
1857 SOC_DAPM_SINGLE("BST2 Switch", RT5659_REC1_L2_MIXER,
1858 RT5659_M_BST2_RM1_L_SFT, 1, 1),
1859 SOC_DAPM_SINGLE("BST1 Switch", RT5659_REC1_L2_MIXER,
1860 RT5659_M_BST1_RM1_L_SFT, 1, 1),
1863 static const struct snd_kcontrol_new rt5659_rec1_r_mix[] = {
1864 SOC_DAPM_SINGLE("HPOVOLR Switch", RT5659_REC1_L2_MIXER,
1865 RT5659_M_HPOVOLR_RM1_R_SFT, 1, 1),
1866 SOC_DAPM_SINGLE("INR Switch", RT5659_REC1_R2_MIXER,
1867 RT5659_M_INR_RM1_R_SFT, 1, 1),
1868 SOC_DAPM_SINGLE("BST4 Switch", RT5659_REC1_R2_MIXER,
1869 RT5659_M_BST4_RM1_R_SFT, 1, 1),
1870 SOC_DAPM_SINGLE("BST3 Switch", RT5659_REC1_R2_MIXER,
1871 RT5659_M_BST3_RM1_R_SFT, 1, 1),
1872 SOC_DAPM_SINGLE("BST2 Switch", RT5659_REC1_R2_MIXER,
1873 RT5659_M_BST2_RM1_R_SFT, 1, 1),
1874 SOC_DAPM_SINGLE("BST1 Switch", RT5659_REC1_R2_MIXER,
1875 RT5659_M_BST1_RM1_R_SFT, 1, 1),
1878 static const struct snd_kcontrol_new rt5659_rec2_l_mix[] = {
1879 SOC_DAPM_SINGLE("SPKVOLL Switch", RT5659_REC2_L2_MIXER,
1880 RT5659_M_SPKVOL_RM2_L_SFT, 1, 1),
1881 SOC_DAPM_SINGLE("OUTVOLL Switch", RT5659_REC2_L2_MIXER,
1882 RT5659_M_OUTVOLL_RM2_L_SFT, 1, 1),
1883 SOC_DAPM_SINGLE("BST4 Switch", RT5659_REC2_L2_MIXER,
1884 RT5659_M_BST4_RM2_L_SFT, 1, 1),
1885 SOC_DAPM_SINGLE("BST3 Switch", RT5659_REC2_L2_MIXER,
1886 RT5659_M_BST3_RM2_L_SFT, 1, 1),
1887 SOC_DAPM_SINGLE("BST2 Switch", RT5659_REC2_L2_MIXER,
1888 RT5659_M_BST2_RM2_L_SFT, 1, 1),
1889 SOC_DAPM_SINGLE("BST1 Switch", RT5659_REC2_L2_MIXER,
1890 RT5659_M_BST1_RM2_L_SFT, 1, 1),
1893 static const struct snd_kcontrol_new rt5659_rec2_r_mix[] = {
1894 SOC_DAPM_SINGLE("MONOVOL Switch", RT5659_REC2_R2_MIXER,
1895 RT5659_M_MONOVOL_RM2_R_SFT, 1, 1),
1896 SOC_DAPM_SINGLE("OUTVOLR Switch", RT5659_REC2_R2_MIXER,
1897 RT5659_M_OUTVOLR_RM2_R_SFT, 1, 1),
1898 SOC_DAPM_SINGLE("BST4 Switch", RT5659_REC2_R2_MIXER,
1899 RT5659_M_BST4_RM2_R_SFT, 1, 1),
1900 SOC_DAPM_SINGLE("BST3 Switch", RT5659_REC2_R2_MIXER,
1901 RT5659_M_BST3_RM2_R_SFT, 1, 1),
1902 SOC_DAPM_SINGLE("BST2 Switch", RT5659_REC2_R2_MIXER,
1903 RT5659_M_BST2_RM2_R_SFT, 1, 1),
1904 SOC_DAPM_SINGLE("BST1 Switch", RT5659_REC2_R2_MIXER,
1905 RT5659_M_BST1_RM2_R_SFT, 1, 1),
1908 static const struct snd_kcontrol_new rt5659_spk_l_mix[] = {
1909 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_SPK_L_MIXER,
1910 RT5659_M_DAC_L2_SM_L_SFT, 1, 1),
1911 SOC_DAPM_SINGLE("BST1 Switch", RT5659_SPK_L_MIXER,
1912 RT5659_M_BST1_SM_L_SFT, 1, 1),
1913 SOC_DAPM_SINGLE("INL Switch", RT5659_SPK_L_MIXER,
1914 RT5659_M_IN_L_SM_L_SFT, 1, 1),
1915 SOC_DAPM_SINGLE("INR Switch", RT5659_SPK_L_MIXER,
1916 RT5659_M_IN_R_SM_L_SFT, 1, 1),
1917 SOC_DAPM_SINGLE("BST3 Switch", RT5659_SPK_L_MIXER,
1918 RT5659_M_BST3_SM_L_SFT, 1, 1),
1921 static const struct snd_kcontrol_new rt5659_spk_r_mix[] = {
1922 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_SPK_R_MIXER,
1923 RT5659_M_DAC_R2_SM_R_SFT, 1, 1),
1924 SOC_DAPM_SINGLE("BST4 Switch", RT5659_SPK_R_MIXER,
1925 RT5659_M_BST4_SM_R_SFT, 1, 1),
1926 SOC_DAPM_SINGLE("INL Switch", RT5659_SPK_R_MIXER,
1927 RT5659_M_IN_L_SM_R_SFT, 1, 1),
1928 SOC_DAPM_SINGLE("INR Switch", RT5659_SPK_R_MIXER,
1929 RT5659_M_IN_R_SM_R_SFT, 1, 1),
1930 SOC_DAPM_SINGLE("BST3 Switch", RT5659_SPK_R_MIXER,
1931 RT5659_M_BST3_SM_R_SFT, 1, 1),
1934 static const struct snd_kcontrol_new rt5659_monovol_mix[] = {
1935 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_MONOMIX_IN_GAIN,
1936 RT5659_M_DAC_L2_MM_SFT, 1, 1),
1937 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_MONOMIX_IN_GAIN,
1938 RT5659_M_DAC_R2_MM_SFT, 1, 1),
1939 SOC_DAPM_SINGLE("BST1 Switch", RT5659_MONOMIX_IN_GAIN,
1940 RT5659_M_BST1_MM_SFT, 1, 1),
1941 SOC_DAPM_SINGLE("BST2 Switch", RT5659_MONOMIX_IN_GAIN,
1942 RT5659_M_BST2_MM_SFT, 1, 1),
1943 SOC_DAPM_SINGLE("BST3 Switch", RT5659_MONOMIX_IN_GAIN,
1944 RT5659_M_BST3_MM_SFT, 1, 1),
1947 static const struct snd_kcontrol_new rt5659_out_l_mix[] = {
1948 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_OUT_L_MIXER,
1949 RT5659_M_DAC_L2_OM_L_SFT, 1, 1),
1950 SOC_DAPM_SINGLE("INL Switch", RT5659_OUT_L_MIXER,
1951 RT5659_M_IN_L_OM_L_SFT, 1, 1),
1952 SOC_DAPM_SINGLE("BST1 Switch", RT5659_OUT_L_MIXER,
1953 RT5659_M_BST1_OM_L_SFT, 1, 1),
1954 SOC_DAPM_SINGLE("BST2 Switch", RT5659_OUT_L_MIXER,
1955 RT5659_M_BST2_OM_L_SFT, 1, 1),
1956 SOC_DAPM_SINGLE("BST3 Switch", RT5659_OUT_L_MIXER,
1957 RT5659_M_BST3_OM_L_SFT, 1, 1),
1960 static const struct snd_kcontrol_new rt5659_out_r_mix[] = {
1961 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_OUT_R_MIXER,
1962 RT5659_M_DAC_R2_OM_R_SFT, 1, 1),
1963 SOC_DAPM_SINGLE("INR Switch", RT5659_OUT_R_MIXER,
1964 RT5659_M_IN_R_OM_R_SFT, 1, 1),
1965 SOC_DAPM_SINGLE("BST2 Switch", RT5659_OUT_R_MIXER,
1966 RT5659_M_BST2_OM_R_SFT, 1, 1),
1967 SOC_DAPM_SINGLE("BST3 Switch", RT5659_OUT_R_MIXER,
1968 RT5659_M_BST3_OM_R_SFT, 1, 1),
1969 SOC_DAPM_SINGLE("BST4 Switch", RT5659_OUT_R_MIXER,
1970 RT5659_M_BST4_OM_R_SFT, 1, 1),
1973 static const struct snd_kcontrol_new rt5659_spo_l_mix[] = {
1974 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_SPO_AMP_GAIN,
1975 RT5659_M_DAC_L2_SPKOMIX_SFT, 1, 0),
1976 SOC_DAPM_SINGLE("SPKVOL L Switch", RT5659_SPO_AMP_GAIN,
1977 RT5659_M_SPKVOLL_SPKOMIX_SFT, 1, 0),
1980 static const struct snd_kcontrol_new rt5659_spo_r_mix[] = {
1981 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_SPO_AMP_GAIN,
1982 RT5659_M_DAC_R2_SPKOMIX_SFT, 1, 0),
1983 SOC_DAPM_SINGLE("SPKVOL R Switch", RT5659_SPO_AMP_GAIN,
1984 RT5659_M_SPKVOLR_SPKOMIX_SFT, 1, 0),
1987 static const struct snd_kcontrol_new rt5659_mono_mix[] = {
1988 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_MONOMIX_IN_GAIN,
1989 RT5659_M_DAC_L2_MA_SFT, 1, 1),
1990 SOC_DAPM_SINGLE("MONOVOL Switch", RT5659_MONOMIX_IN_GAIN,
1991 RT5659_M_MONOVOL_MA_SFT, 1, 1),
1994 static const struct snd_kcontrol_new rt5659_lout_l_mix[] = {
1995 SOC_DAPM_SINGLE("DAC L2 Switch", RT5659_LOUT_MIXER,
1996 RT5659_M_DAC_L2_LM_SFT, 1, 1),
1997 SOC_DAPM_SINGLE("OUTVOL L Switch", RT5659_LOUT_MIXER,
1998 RT5659_M_OV_L_LM_SFT, 1, 1),
2001 static const struct snd_kcontrol_new rt5659_lout_r_mix[] = {
2002 SOC_DAPM_SINGLE("DAC R2 Switch", RT5659_LOUT_MIXER,
2003 RT5659_M_DAC_R2_LM_SFT, 1, 1),
2004 SOC_DAPM_SINGLE("OUTVOL R Switch", RT5659_LOUT_MIXER,
2005 RT5659_M_OV_R_LM_SFT, 1, 1),
2009 /*MX-1B [6:4], MX-1B [2:0]*/
2010 static const char * const rt5659_dac2_src[] = {
2011 "IF1 DAC2", "IF2 DAC", "IF3 DAC", "Mono ADC MIX"
2014 static SOC_ENUM_SINGLE_DECL(
2015 rt5659_dac_l2_enum, RT5659_DAC_CTRL,
2016 RT5659_DAC_L2_SEL_SFT, rt5659_dac2_src);
2018 static const struct snd_kcontrol_new rt5659_dac_l2_mux =
2019 SOC_DAPM_ENUM("DAC L2 Source", rt5659_dac_l2_enum);
2021 static SOC_ENUM_SINGLE_DECL(
2022 rt5659_dac_r2_enum, RT5659_DAC_CTRL,
2023 RT5659_DAC_R2_SEL_SFT, rt5659_dac2_src);
2025 static const struct snd_kcontrol_new rt5659_dac_r2_mux =
2026 SOC_DAPM_ENUM("DAC R2 Source", rt5659_dac_r2_enum);
2029 /* STO1 ADC1 Source */
2031 static const char * const rt5659_sto1_adc1_src[] = {
2035 static SOC_ENUM_SINGLE_DECL(
2036 rt5659_sto1_adc1_enum, RT5659_STO1_ADC_MIXER,
2037 RT5659_STO1_ADC1_SRC_SFT, rt5659_sto1_adc1_src);
2039 static const struct snd_kcontrol_new rt5659_sto1_adc1_mux =
2040 SOC_DAPM_ENUM("Stereo1 ADC1 Source", rt5659_sto1_adc1_enum);
2042 /* STO1 ADC Source */
2044 static const char * const rt5659_sto1_adc_src[] = {
2048 static SOC_ENUM_SINGLE_DECL(
2049 rt5659_sto1_adc_enum, RT5659_STO1_ADC_MIXER,
2050 RT5659_STO1_ADC_SRC_SFT, rt5659_sto1_adc_src);
2052 static const struct snd_kcontrol_new rt5659_sto1_adc_mux =
2053 SOC_DAPM_ENUM("Stereo1 ADC Source", rt5659_sto1_adc_enum);
2055 /* STO1 ADC2 Source */
2057 static const char * const rt5659_sto1_adc2_src[] = {
2061 static SOC_ENUM_SINGLE_DECL(
2062 rt5659_sto1_adc2_enum, RT5659_STO1_ADC_MIXER,
2063 RT5659_STO1_ADC2_SRC_SFT, rt5659_sto1_adc2_src);
2065 static const struct snd_kcontrol_new rt5659_sto1_adc2_mux =
2066 SOC_DAPM_ENUM("Stereo1 ADC2 Source", rt5659_sto1_adc2_enum);
2068 /* STO1 DMIC Source */
2070 static const char * const rt5659_sto1_dmic_src[] = {
2074 static SOC_ENUM_SINGLE_DECL(
2075 rt5659_sto1_dmic_enum, RT5659_STO1_ADC_MIXER,
2076 RT5659_STO1_DMIC_SRC_SFT, rt5659_sto1_dmic_src);
2078 static const struct snd_kcontrol_new rt5659_sto1_dmic_mux =
2079 SOC_DAPM_ENUM("Stereo1 DMIC Source", rt5659_sto1_dmic_enum);
2082 /* MONO ADC L2 Source */
2084 static const char * const rt5659_mono_adc_l2_src[] = {
2085 "Mono DAC MIXL", "DMIC"
2088 static SOC_ENUM_SINGLE_DECL(
2089 rt5659_mono_adc_l2_enum, RT5659_MONO_ADC_MIXER,
2090 RT5659_MONO_ADC_L2_SRC_SFT, rt5659_mono_adc_l2_src);
2092 static const struct snd_kcontrol_new rt5659_mono_adc_l2_mux =
2093 SOC_DAPM_ENUM("Mono ADC L2 Source", rt5659_mono_adc_l2_enum);
2096 /* MONO ADC L1 Source */
2098 static const char * const rt5659_mono_adc_l1_src[] = {
2099 "Mono DAC MIXL", "ADC"
2102 static SOC_ENUM_SINGLE_DECL(
2103 rt5659_mono_adc_l1_enum, RT5659_MONO_ADC_MIXER,
2104 RT5659_MONO_ADC_L1_SRC_SFT, rt5659_mono_adc_l1_src);
2106 static const struct snd_kcontrol_new rt5659_mono_adc_l1_mux =
2107 SOC_DAPM_ENUM("Mono ADC L1 Source", rt5659_mono_adc_l1_enum);
2109 /* MONO ADC L Source, MONO ADC R Source*/
2110 /* MX-27 [10:9], MX-27 [2:1] */
2111 static const char * const rt5659_mono_adc_src[] = {
2112 "ADC1 L", "ADC1 R", "ADC2 L", "ADC2 R"
2115 static SOC_ENUM_SINGLE_DECL(
2116 rt5659_mono_adc_l_enum, RT5659_MONO_ADC_MIXER,
2117 RT5659_MONO_ADC_L_SRC_SFT, rt5659_mono_adc_src);
2119 static const struct snd_kcontrol_new rt5659_mono_adc_l_mux =
2120 SOC_DAPM_ENUM("Mono ADC L Source", rt5659_mono_adc_l_enum);
2122 static SOC_ENUM_SINGLE_DECL(
2123 rt5659_mono_adcr_enum, RT5659_MONO_ADC_MIXER,
2124 RT5659_MONO_ADC_R_SRC_SFT, rt5659_mono_adc_src);
2126 static const struct snd_kcontrol_new rt5659_mono_adc_r_mux =
2127 SOC_DAPM_ENUM("Mono ADC R Source", rt5659_mono_adcr_enum);
2129 /* MONO DMIC L Source */
2131 static const char * const rt5659_mono_dmic_l_src[] = {
2132 "DMIC1 L", "DMIC2 L"
2135 static SOC_ENUM_SINGLE_DECL(
2136 rt5659_mono_dmic_l_enum, RT5659_MONO_ADC_MIXER,
2137 RT5659_MONO_DMIC_L_SRC_SFT, rt5659_mono_dmic_l_src);
2139 static const struct snd_kcontrol_new rt5659_mono_dmic_l_mux =
2140 SOC_DAPM_ENUM("Mono DMIC L Source", rt5659_mono_dmic_l_enum);
2142 /* MONO ADC R2 Source */
2144 static const char * const rt5659_mono_adc_r2_src[] = {
2145 "Mono DAC MIXR", "DMIC"
2148 static SOC_ENUM_SINGLE_DECL(
2149 rt5659_mono_adc_r2_enum, RT5659_MONO_ADC_MIXER,
2150 RT5659_MONO_ADC_R2_SRC_SFT, rt5659_mono_adc_r2_src);
2152 static const struct snd_kcontrol_new rt5659_mono_adc_r2_mux =
2153 SOC_DAPM_ENUM("Mono ADC R2 Source", rt5659_mono_adc_r2_enum);
2155 /* MONO ADC R1 Source */
2157 static const char * const rt5659_mono_adc_r1_src[] = {
2158 "Mono DAC MIXR", "ADC"
2161 static SOC_ENUM_SINGLE_DECL(
2162 rt5659_mono_adc_r1_enum, RT5659_MONO_ADC_MIXER,
2163 RT5659_MONO_ADC_R1_SRC_SFT, rt5659_mono_adc_r1_src);
2165 static const struct snd_kcontrol_new rt5659_mono_adc_r1_mux =
2166 SOC_DAPM_ENUM("Mono ADC R1 Source", rt5659_mono_adc_r1_enum);
2168 /* MONO DMIC R Source */
2170 static const char * const rt5659_mono_dmic_r_src[] = {
2171 "DMIC1 R", "DMIC2 R"
2174 static SOC_ENUM_SINGLE_DECL(
2175 rt5659_mono_dmic_r_enum, RT5659_MONO_ADC_MIXER,
2176 RT5659_MONO_DMIC_R_SRC_SFT, rt5659_mono_dmic_r_src);
2178 static const struct snd_kcontrol_new rt5659_mono_dmic_r_mux =
2179 SOC_DAPM_ENUM("Mono DMIC R Source", rt5659_mono_dmic_r_enum);
2182 /* DAC R1 Source, DAC L1 Source*/
2183 /* MX-29 [11:10], MX-29 [9:8]*/
2184 static const char * const rt5659_dac1_src[] = {
2185 "IF1 DAC1", "IF2 DAC", "IF3 DAC"
2188 static SOC_ENUM_SINGLE_DECL(
2189 rt5659_dac_r1_enum, RT5659_AD_DA_MIXER,
2190 RT5659_DAC1_R_SEL_SFT, rt5659_dac1_src);
2192 static const struct snd_kcontrol_new rt5659_dac_r1_mux =
2193 SOC_DAPM_ENUM("DAC R1 Source", rt5659_dac_r1_enum);
2195 static SOC_ENUM_SINGLE_DECL(
2196 rt5659_dac_l1_enum, RT5659_AD_DA_MIXER,
2197 RT5659_DAC1_L_SEL_SFT, rt5659_dac1_src);
2199 static const struct snd_kcontrol_new rt5659_dac_l1_mux =
2200 SOC_DAPM_ENUM("DAC L1 Source", rt5659_dac_l1_enum);
2202 /* DAC Digital Mixer L Source, DAC Digital Mixer R Source*/
2203 /* MX-2C [6], MX-2C [4]*/
2204 static const char * const rt5659_dig_dac_mix_src[] = {
2205 "Stereo DAC Mixer", "Mono DAC Mixer"
2208 static SOC_ENUM_SINGLE_DECL(
2209 rt5659_dig_dac_mixl_enum, RT5659_DIG_MIXER,
2210 RT5659_DAC_MIX_L_SFT, rt5659_dig_dac_mix_src);
2212 static const struct snd_kcontrol_new rt5659_dig_dac_mixl_mux =
2213 SOC_DAPM_ENUM("DAC Digital Mixer L Source", rt5659_dig_dac_mixl_enum);
2215 static SOC_ENUM_SINGLE_DECL(
2216 rt5659_dig_dac_mixr_enum, RT5659_DIG_MIXER,
2217 RT5659_DAC_MIX_R_SFT, rt5659_dig_dac_mix_src);
2219 static const struct snd_kcontrol_new rt5659_dig_dac_mixr_mux =
2220 SOC_DAPM_ENUM("DAC Digital Mixer R Source", rt5659_dig_dac_mixr_enum);
2222 /* Analog DAC L1 Source, Analog DAC R1 Source*/
2223 /* MX-2D [3], MX-2D [2]*/
2224 static const char * const rt5659_alg_dac1_src[] = {
2225 "DAC", "Stereo DAC Mixer"
2228 static SOC_ENUM_SINGLE_DECL(
2229 rt5659_alg_dac_l1_enum, RT5659_A_DAC_MUX,
2230 RT5659_A_DACL1_SFT, rt5659_alg_dac1_src);
2232 static const struct snd_kcontrol_new rt5659_alg_dac_l1_mux =
2233 SOC_DAPM_ENUM("Analog DACL1 Source", rt5659_alg_dac_l1_enum);
2235 static SOC_ENUM_SINGLE_DECL(
2236 rt5659_alg_dac_r1_enum, RT5659_A_DAC_MUX,
2237 RT5659_A_DACR1_SFT, rt5659_alg_dac1_src);
2239 static const struct snd_kcontrol_new rt5659_alg_dac_r1_mux =
2240 SOC_DAPM_ENUM("Analog DACR1 Source", rt5659_alg_dac_r1_enum);
2242 /* Analog DAC LR Source, Analog DAC R2 Source*/
2243 /* MX-2D [1], MX-2D [0]*/
2244 static const char * const rt5659_alg_dac2_src[] = {
2245 "Stereo DAC Mixer", "Mono DAC Mixer"
2248 static SOC_ENUM_SINGLE_DECL(
2249 rt5659_alg_dac_l2_enum, RT5659_A_DAC_MUX,
2250 RT5659_A_DACL2_SFT, rt5659_alg_dac2_src);
2252 static const struct snd_kcontrol_new rt5659_alg_dac_l2_mux =
2253 SOC_DAPM_ENUM("Analog DAC L2 Source", rt5659_alg_dac_l2_enum);
2255 static SOC_ENUM_SINGLE_DECL(
2256 rt5659_alg_dac_r2_enum, RT5659_A_DAC_MUX,
2257 RT5659_A_DACR2_SFT, rt5659_alg_dac2_src);
2259 static const struct snd_kcontrol_new rt5659_alg_dac_r2_mux =
2260 SOC_DAPM_ENUM("Analog DAC R2 Source", rt5659_alg_dac_r2_enum);
2262 /* Interface2 ADC Data Input*/
2264 static const char * const rt5659_if2_adc_in_src[] = {
2265 "IF_ADC1", "IF_ADC2", "DAC_REF", "IF_ADC3"
2268 static SOC_ENUM_SINGLE_DECL(
2269 rt5659_if2_adc_in_enum, RT5659_DIG_INF23_DATA,
2270 RT5659_IF2_ADC_IN_SFT, rt5659_if2_adc_in_src);
2272 static const struct snd_kcontrol_new rt5659_if2_adc_in_mux =
2273 SOC_DAPM_ENUM("IF2 ADC IN Source", rt5659_if2_adc_in_enum);
2275 /* Interface3 ADC Data Input*/
2277 static const char * const rt5659_if3_adc_in_src[] = {
2278 "IF_ADC1", "IF_ADC2", "DAC_REF", "Stereo2_ADC_L/R"
2281 static SOC_ENUM_SINGLE_DECL(
2282 rt5659_if3_adc_in_enum, RT5659_DIG_INF23_DATA,
2283 RT5659_IF3_ADC_IN_SFT, rt5659_if3_adc_in_src);
2285 static const struct snd_kcontrol_new rt5659_if3_adc_in_mux =
2286 SOC_DAPM_ENUM("IF3 ADC IN Source", rt5659_if3_adc_in_enum);
2289 /* MX-31 [15] [13] */
2290 static const char * const rt5659_pdm_src[] = {
2291 "Mono DAC", "Stereo DAC"
2294 static SOC_ENUM_SINGLE_DECL(
2295 rt5659_pdm_l_enum, RT5659_PDM_OUT_CTRL,
2296 RT5659_PDM1_L_SFT, rt5659_pdm_src);
2298 static const struct snd_kcontrol_new rt5659_pdm_l_mux =
2299 SOC_DAPM_ENUM("PDM L Source", rt5659_pdm_l_enum);
2301 static SOC_ENUM_SINGLE_DECL(
2302 rt5659_pdm_r_enum, RT5659_PDM_OUT_CTRL,
2303 RT5659_PDM1_R_SFT, rt5659_pdm_src);
2305 static const struct snd_kcontrol_new rt5659_pdm_r_mux =
2306 SOC_DAPM_ENUM("PDM R Source", rt5659_pdm_r_enum);
2308 /* SPDIF Output source*/
2310 static const char * const rt5659_spdif_src[] = {
2311 "IF1_DAC1", "IF1_DAC2", "IF2_DAC", "IF3_DAC"
2314 static SOC_ENUM_SINGLE_DECL(
2315 rt5659_spdif_enum, RT5659_SPDIF_CTRL,
2316 RT5659_SPDIF_SEL_SFT, rt5659_spdif_src);
2318 static const struct snd_kcontrol_new rt5659_spdif_mux =
2319 SOC_DAPM_ENUM("SPDIF Source", rt5659_spdif_enum);
2321 /* I2S1 TDM ADCDAT Source */
2323 static const char * const rt5659_rx_adc_data_src[] = {
2324 "AD1:AD2:DAC:NUL", "AD1:AD2:NUL:DAC", "AD1:DAC:AD2:NUL",
2325 "AD1:DAC:NUL:AD2", "AD1:NUL:DAC:AD2", "AD1:NUL:AD2:DAC",
2326 "AD2:AD1:DAC:NUL", "AD2:AD1:NUL:DAC", "AD2:DAC:AD1:NUL",
2327 "AD2:DAC:NUL:AD1", "AD2:NUL:DAC:AD1", "AD1:NUL:AD1:DAC",
2328 "DAC:AD1:AD2:NUL", "DAC:AD1:NUL:AD2", "DAC:AD2:AD1:NUL",
2329 "DAC:AD2:NUL:AD1", "DAC:NUL:DAC:AD2", "DAC:NUL:AD2:DAC",
2330 "NUL:AD1:AD2:DAC", "NUL:AD1:DAC:AD2", "NUL:AD2:AD1:DAC",
2331 "NUL:AD2:DAC:AD1", "NUL:DAC:DAC:AD2", "NUL:DAC:AD2:DAC"
2334 static SOC_ENUM_SINGLE_DECL(
2335 rt5659_rx_adc_data_enum, RT5659_TDM_CTRL_2,
2336 RT5659_ADCDAT_SRC_SFT, rt5659_rx_adc_data_src);
2338 static const struct snd_kcontrol_new rt5659_rx_adc_dac_mux =
2339 SOC_DAPM_ENUM("TDM ADCDAT Source", rt5659_rx_adc_data_enum);
2341 /* Out Volume Switch */
2342 static const struct snd_kcontrol_new spkvol_l_switch =
2343 SOC_DAPM_SINGLE("Switch", RT5659_SPO_VOL, RT5659_VOL_L_SFT, 1, 1);
2345 static const struct snd_kcontrol_new spkvol_r_switch =
2346 SOC_DAPM_SINGLE("Switch", RT5659_SPO_VOL, RT5659_VOL_R_SFT, 1, 1);
2348 static const struct snd_kcontrol_new monovol_switch =
2349 SOC_DAPM_SINGLE("Switch", RT5659_MONO_OUT, RT5659_VOL_L_SFT, 1, 1);
2351 static const struct snd_kcontrol_new outvol_l_switch =
2352 SOC_DAPM_SINGLE("Switch", RT5659_LOUT, RT5659_VOL_L_SFT, 1, 1);
2354 static const struct snd_kcontrol_new outvol_r_switch =
2355 SOC_DAPM_SINGLE("Switch", RT5659_LOUT, RT5659_VOL_R_SFT, 1, 1);
2358 static const struct snd_kcontrol_new spo_switch =
2359 SOC_DAPM_SINGLE("Switch", RT5659_CLASSD_2, RT5659_M_RF_DIG_SFT, 1, 1);
2361 static const struct snd_kcontrol_new mono_switch =
2362 SOC_DAPM_SINGLE("Switch", RT5659_MONO_OUT, RT5659_L_MUTE_SFT, 1, 1);
2364 static const struct snd_kcontrol_new hpo_l_switch =
2365 SOC_DAPM_SINGLE("Switch", RT5659_HP_VOL, RT5659_L_MUTE_SFT, 1, 1);
2367 static const struct snd_kcontrol_new hpo_r_switch =
2368 SOC_DAPM_SINGLE("Switch", RT5659_HP_VOL, RT5659_R_MUTE_SFT, 1, 1);
2370 static const struct snd_kcontrol_new lout_l_switch =
2371 SOC_DAPM_SINGLE("Switch", RT5659_LOUT, RT5659_L_MUTE_SFT, 1, 1);
2373 static const struct snd_kcontrol_new lout_r_switch =
2374 SOC_DAPM_SINGLE("Switch", RT5659_LOUT, RT5659_R_MUTE_SFT, 1, 1);
2376 static const struct snd_kcontrol_new pdm_l_switch =
2377 SOC_DAPM_SINGLE("Switch", RT5659_PDM_OUT_CTRL, RT5659_M_PDM1_L_SFT, 1,
2380 static const struct snd_kcontrol_new pdm_r_switch =
2381 SOC_DAPM_SINGLE("Switch", RT5659_PDM_OUT_CTRL, RT5659_M_PDM1_R_SFT, 1,
2384 static int rt5659_spk_event(struct snd_soc_dapm_widget *w,
2385 struct snd_kcontrol *kcontrol, int event)
2387 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
2390 case SND_SOC_DAPM_PRE_PMU:
2391 snd_soc_component_update_bits(component, RT5659_CLASSD_CTRL_1,
2392 RT5659_POW_CLSD_DB_MASK, RT5659_POW_CLSD_DB_EN);
2393 snd_soc_component_update_bits(component, RT5659_CLASSD_2,
2394 RT5659_M_RI_DIG, RT5659_M_RI_DIG);
2395 snd_soc_component_write(component, RT5659_CLASSD_1, 0x0803);
2396 snd_soc_component_write(component, RT5659_SPK_DC_CAILB_CTRL_3, 0x0000);
2399 case SND_SOC_DAPM_POST_PMD:
2400 snd_soc_component_write(component, RT5659_CLASSD_1, 0x0011);
2401 snd_soc_component_update_bits(component, RT5659_CLASSD_2,
2402 RT5659_M_RI_DIG, 0x0);
2403 snd_soc_component_write(component, RT5659_SPK_DC_CAILB_CTRL_3, 0x0003);
2404 snd_soc_component_update_bits(component, RT5659_CLASSD_CTRL_1,
2405 RT5659_POW_CLSD_DB_MASK, RT5659_POW_CLSD_DB_DIS);
2416 static int rt5659_mono_event(struct snd_soc_dapm_widget *w,
2417 struct snd_kcontrol *kcontrol, int event)
2419 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
2422 case SND_SOC_DAPM_PRE_PMU:
2423 snd_soc_component_write(component, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e00);
2426 case SND_SOC_DAPM_POST_PMD:
2427 snd_soc_component_write(component, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e04);
2438 static int rt5659_hp_event(struct snd_soc_dapm_widget *w,
2439 struct snd_kcontrol *kcontrol, int event)
2441 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
2444 case SND_SOC_DAPM_POST_PMU:
2445 snd_soc_component_write(component, RT5659_HP_CHARGE_PUMP_1, 0x0e1e);
2446 snd_soc_component_update_bits(component, RT5659_DEPOP_1, 0x0010, 0x0010);
2449 case SND_SOC_DAPM_PRE_PMD:
2450 snd_soc_component_write(component, RT5659_DEPOP_1, 0x0000);
2460 static int set_dmic_power(struct snd_soc_dapm_widget *w,
2461 struct snd_kcontrol *kcontrol, int event)
2464 case SND_SOC_DAPM_POST_PMU:
2465 /*Add delay to avoid pop noise*/
2476 static const struct snd_soc_dapm_widget rt5659_dapm_widgets[] = {
2477 SND_SOC_DAPM_SUPPLY("LDO2", RT5659_PWR_ANLG_3, RT5659_PWR_LDO2_BIT, 0,
2479 SND_SOC_DAPM_SUPPLY("PLL", RT5659_PWR_ANLG_3, RT5659_PWR_PLL_BIT, 0,
2481 SND_SOC_DAPM_SUPPLY("Mic Det Power", RT5659_PWR_VOL,
2482 RT5659_PWR_MIC_DET_BIT, 0, NULL, 0),
2483 SND_SOC_DAPM_SUPPLY("Mono Vref", RT5659_PWR_ANLG_1,
2484 RT5659_PWR_VREF3_BIT, 0, NULL, 0),
2487 SND_SOC_DAPM_SUPPLY_S("I2S1 ASRC", 1, RT5659_ASRC_1,
2488 RT5659_I2S1_ASRC_SFT, 0, NULL, 0),
2489 SND_SOC_DAPM_SUPPLY_S("I2S2 ASRC", 1, RT5659_ASRC_1,
2490 RT5659_I2S2_ASRC_SFT, 0, NULL, 0),
2491 SND_SOC_DAPM_SUPPLY_S("I2S3 ASRC", 1, RT5659_ASRC_1,
2492 RT5659_I2S3_ASRC_SFT, 0, NULL, 0),
2493 SND_SOC_DAPM_SUPPLY_S("DAC STO ASRC", 1, RT5659_ASRC_1,
2494 RT5659_DAC_STO_ASRC_SFT, 0, NULL, 0),
2495 SND_SOC_DAPM_SUPPLY_S("DAC Mono L ASRC", 1, RT5659_ASRC_1,
2496 RT5659_DAC_MONO_L_ASRC_SFT, 0, NULL, 0),
2497 SND_SOC_DAPM_SUPPLY_S("DAC Mono R ASRC", 1, RT5659_ASRC_1,
2498 RT5659_DAC_MONO_R_ASRC_SFT, 0, NULL, 0),
2499 SND_SOC_DAPM_SUPPLY_S("ADC STO1 ASRC", 1, RT5659_ASRC_1,
2500 RT5659_ADC_STO1_ASRC_SFT, 0, NULL, 0),
2501 SND_SOC_DAPM_SUPPLY_S("ADC Mono L ASRC", 1, RT5659_ASRC_1,
2502 RT5659_ADC_MONO_L_ASRC_SFT, 0, NULL, 0),
2503 SND_SOC_DAPM_SUPPLY_S("ADC Mono R ASRC", 1, RT5659_ASRC_1,
2504 RT5659_ADC_MONO_R_ASRC_SFT, 0, NULL, 0),
2507 SND_SOC_DAPM_SUPPLY("MICBIAS1", RT5659_PWR_ANLG_2, RT5659_PWR_MB1_BIT,
2509 SND_SOC_DAPM_SUPPLY("MICBIAS2", RT5659_PWR_ANLG_2, RT5659_PWR_MB2_BIT,
2511 SND_SOC_DAPM_SUPPLY("MICBIAS3", RT5659_PWR_ANLG_2, RT5659_PWR_MB3_BIT,
2515 SND_SOC_DAPM_INPUT("DMIC L1"),
2516 SND_SOC_DAPM_INPUT("DMIC R1"),
2517 SND_SOC_DAPM_INPUT("DMIC L2"),
2518 SND_SOC_DAPM_INPUT("DMIC R2"),
2520 SND_SOC_DAPM_INPUT("IN1P"),
2521 SND_SOC_DAPM_INPUT("IN1N"),
2522 SND_SOC_DAPM_INPUT("IN2P"),
2523 SND_SOC_DAPM_INPUT("IN2N"),
2524 SND_SOC_DAPM_INPUT("IN3P"),
2525 SND_SOC_DAPM_INPUT("IN3N"),
2526 SND_SOC_DAPM_INPUT("IN4P"),
2527 SND_SOC_DAPM_INPUT("IN4N"),
2529 SND_SOC_DAPM_PGA("DMIC1", SND_SOC_NOPM, 0, 0, NULL, 0),
2530 SND_SOC_DAPM_PGA("DMIC2", SND_SOC_NOPM, 0, 0, NULL, 0),
2532 SND_SOC_DAPM_SUPPLY("DMIC CLK", SND_SOC_NOPM, 0, 0,
2533 set_dmic_clk, SND_SOC_DAPM_PRE_PMU),
2534 SND_SOC_DAPM_SUPPLY("DMIC1 Power", RT5659_DMIC_CTRL_1,
2535 RT5659_DMIC_1_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),
2536 SND_SOC_DAPM_SUPPLY("DMIC2 Power", RT5659_DMIC_CTRL_1,
2537 RT5659_DMIC_2_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),
2540 SND_SOC_DAPM_PGA("BST1", RT5659_PWR_ANLG_2,
2541 RT5659_PWR_BST1_P_BIT, 0, NULL, 0),
2542 SND_SOC_DAPM_PGA("BST2", RT5659_PWR_ANLG_2,
2543 RT5659_PWR_BST2_P_BIT, 0, NULL, 0),
2544 SND_SOC_DAPM_PGA("BST3", RT5659_PWR_ANLG_2,
2545 RT5659_PWR_BST3_P_BIT, 0, NULL, 0),
2546 SND_SOC_DAPM_PGA("BST4", RT5659_PWR_ANLG_2,
2547 RT5659_PWR_BST4_P_BIT, 0, NULL, 0),
2548 SND_SOC_DAPM_SUPPLY("BST1 Power", RT5659_PWR_ANLG_2,
2549 RT5659_PWR_BST1_BIT, 0, NULL, 0),
2550 SND_SOC_DAPM_SUPPLY("BST2 Power", RT5659_PWR_ANLG_2,
2551 RT5659_PWR_BST2_BIT, 0, NULL, 0),
2552 SND_SOC_DAPM_SUPPLY("BST3 Power", RT5659_PWR_ANLG_2,
2553 RT5659_PWR_BST3_BIT, 0, NULL, 0),
2554 SND_SOC_DAPM_SUPPLY("BST4 Power", RT5659_PWR_ANLG_2,
2555 RT5659_PWR_BST4_BIT, 0, NULL, 0),
2559 SND_SOC_DAPM_PGA("INL VOL", RT5659_PWR_VOL, RT5659_PWR_IN_L_BIT,
2561 SND_SOC_DAPM_PGA("INR VOL", RT5659_PWR_VOL, RT5659_PWR_IN_R_BIT,
2565 SND_SOC_DAPM_MIXER("RECMIX1L", RT5659_PWR_MIXER, RT5659_PWR_RM1_L_BIT,
2566 0, rt5659_rec1_l_mix, ARRAY_SIZE(rt5659_rec1_l_mix)),
2567 SND_SOC_DAPM_MIXER("RECMIX1R", RT5659_PWR_MIXER, RT5659_PWR_RM1_R_BIT,
2568 0, rt5659_rec1_r_mix, ARRAY_SIZE(rt5659_rec1_r_mix)),
2569 SND_SOC_DAPM_MIXER("RECMIX2L", RT5659_PWR_MIXER, RT5659_PWR_RM2_L_BIT,
2570 0, rt5659_rec2_l_mix, ARRAY_SIZE(rt5659_rec2_l_mix)),
2571 SND_SOC_DAPM_MIXER("RECMIX2R", RT5659_PWR_MIXER, RT5659_PWR_RM2_R_BIT,
2572 0, rt5659_rec2_r_mix, ARRAY_SIZE(rt5659_rec2_r_mix)),
2575 SND_SOC_DAPM_ADC("ADC1 L", NULL, SND_SOC_NOPM, 0, 0),
2576 SND_SOC_DAPM_ADC("ADC1 R", NULL, SND_SOC_NOPM, 0, 0),
2577 SND_SOC_DAPM_ADC("ADC2 L", NULL, SND_SOC_NOPM, 0, 0),
2578 SND_SOC_DAPM_ADC("ADC2 R", NULL, SND_SOC_NOPM, 0, 0),
2580 SND_SOC_DAPM_SUPPLY("ADC1 L Power", RT5659_PWR_DIG_1,
2581 RT5659_PWR_ADC_L1_BIT, 0, NULL, 0),
2582 SND_SOC_DAPM_SUPPLY("ADC1 R Power", RT5659_PWR_DIG_1,
2583 RT5659_PWR_ADC_R1_BIT, 0, NULL, 0),
2584 SND_SOC_DAPM_SUPPLY("ADC2 L Power", RT5659_PWR_DIG_1,
2585 RT5659_PWR_ADC_L2_BIT, 0, NULL, 0),
2586 SND_SOC_DAPM_SUPPLY("ADC2 R Power", RT5659_PWR_DIG_1,
2587 RT5659_PWR_ADC_R2_BIT, 0, NULL, 0),
2588 SND_SOC_DAPM_SUPPLY("ADC1 clock", SND_SOC_NOPM, 0, 0, set_adc1_clk,
2589 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
2590 SND_SOC_DAPM_SUPPLY("ADC2 clock", SND_SOC_NOPM, 0, 0, set_adc2_clk,
2591 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
2594 SND_SOC_DAPM_MUX("Stereo1 DMIC L Mux", SND_SOC_NOPM, 0, 0,
2595 &rt5659_sto1_dmic_mux),
2596 SND_SOC_DAPM_MUX("Stereo1 DMIC R Mux", SND_SOC_NOPM, 0, 0,
2597 &rt5659_sto1_dmic_mux),
2598 SND_SOC_DAPM_MUX("Stereo1 ADC L1 Mux", SND_SOC_NOPM, 0, 0,
2599 &rt5659_sto1_adc1_mux),
2600 SND_SOC_DAPM_MUX("Stereo1 ADC R1 Mux", SND_SOC_NOPM, 0, 0,
2601 &rt5659_sto1_adc1_mux),
2602 SND_SOC_DAPM_MUX("Stereo1 ADC L2 Mux", SND_SOC_NOPM, 0, 0,
2603 &rt5659_sto1_adc2_mux),
2604 SND_SOC_DAPM_MUX("Stereo1 ADC R2 Mux", SND_SOC_NOPM, 0, 0,
2605 &rt5659_sto1_adc2_mux),
2606 SND_SOC_DAPM_MUX("Stereo1 ADC L Mux", SND_SOC_NOPM, 0, 0,
2607 &rt5659_sto1_adc_mux),
2608 SND_SOC_DAPM_MUX("Stereo1 ADC R Mux", SND_SOC_NOPM, 0, 0,
2609 &rt5659_sto1_adc_mux),
2610 SND_SOC_DAPM_MUX("Mono ADC L2 Mux", SND_SOC_NOPM, 0, 0,
2611 &rt5659_mono_adc_l2_mux),
2612 SND_SOC_DAPM_MUX("Mono ADC R2 Mux", SND_SOC_NOPM, 0, 0,
2613 &rt5659_mono_adc_r2_mux),
2614 SND_SOC_DAPM_MUX("Mono ADC L1 Mux", SND_SOC_NOPM, 0, 0,
2615 &rt5659_mono_adc_l1_mux),
2616 SND_SOC_DAPM_MUX("Mono ADC R1 Mux", SND_SOC_NOPM, 0, 0,
2617 &rt5659_mono_adc_r1_mux),
2618 SND_SOC_DAPM_MUX("Mono DMIC L Mux", SND_SOC_NOPM, 0, 0,
2619 &rt5659_mono_dmic_l_mux),
2620 SND_SOC_DAPM_MUX("Mono DMIC R Mux", SND_SOC_NOPM, 0, 0,
2621 &rt5659_mono_dmic_r_mux),
2622 SND_SOC_DAPM_MUX("Mono ADC L Mux", SND_SOC_NOPM, 0, 0,
2623 &rt5659_mono_adc_l_mux),
2624 SND_SOC_DAPM_MUX("Mono ADC R Mux", SND_SOC_NOPM, 0, 0,
2625 &rt5659_mono_adc_r_mux),
2627 SND_SOC_DAPM_SUPPLY("ADC Stereo1 Filter", RT5659_PWR_DIG_2,
2628 RT5659_PWR_ADC_S1F_BIT, 0, NULL, 0),
2629 SND_SOC_DAPM_SUPPLY("ADC Stereo2 Filter", RT5659_PWR_DIG_2,
2630 RT5659_PWR_ADC_S2F_BIT, 0, NULL, 0),
2631 SND_SOC_DAPM_MIXER("Stereo1 ADC MIXL", SND_SOC_NOPM,
2632 0, 0, rt5659_sto1_adc_l_mix,
2633 ARRAY_SIZE(rt5659_sto1_adc_l_mix)),
2634 SND_SOC_DAPM_MIXER("Stereo1 ADC MIXR", SND_SOC_NOPM,
2635 0, 0, rt5659_sto1_adc_r_mix,
2636 ARRAY_SIZE(rt5659_sto1_adc_r_mix)),
2637 SND_SOC_DAPM_SUPPLY("ADC Mono Left Filter", RT5659_PWR_DIG_2,
2638 RT5659_PWR_ADC_MF_L_BIT, 0, NULL, 0),
2639 SND_SOC_DAPM_MIXER("Mono ADC MIXL", RT5659_MONO_ADC_DIG_VOL,
2640 RT5659_L_MUTE_SFT, 1, rt5659_mono_adc_l_mix,
2641 ARRAY_SIZE(rt5659_mono_adc_l_mix)),
2642 SND_SOC_DAPM_SUPPLY("ADC Mono Right Filter", RT5659_PWR_DIG_2,
2643 RT5659_PWR_ADC_MF_R_BIT, 0, NULL, 0),
2644 SND_SOC_DAPM_MIXER("Mono ADC MIXR", RT5659_MONO_ADC_DIG_VOL,
2645 RT5659_R_MUTE_SFT, 1, rt5659_mono_adc_r_mix,
2646 ARRAY_SIZE(rt5659_mono_adc_r_mix)),
2649 SND_SOC_DAPM_PGA("IF_ADC1", SND_SOC_NOPM, 0, 0, NULL, 0),
2650 SND_SOC_DAPM_PGA("IF_ADC2", SND_SOC_NOPM, 0, 0, NULL, 0),
2651 SND_SOC_DAPM_PGA("IF_ADC3", SND_SOC_NOPM, 0, 0, NULL, 0),
2652 SND_SOC_DAPM_PGA("IF1_ADC1", SND_SOC_NOPM, 0, 0, NULL, 0),
2653 SND_SOC_DAPM_PGA("IF1_ADC2", SND_SOC_NOPM, 0, 0, NULL, 0),
2654 SND_SOC_DAPM_PGA("IF1_ADC3", SND_SOC_NOPM, 0, 0, NULL, 0),
2655 SND_SOC_DAPM_PGA("IF1_ADC4", SND_SOC_NOPM, 0, 0, NULL, 0),
2656 SND_SOC_DAPM_PGA("Stereo2 ADC LR", SND_SOC_NOPM, 0, 0, NULL, 0),
2658 SND_SOC_DAPM_PGA("Stereo1 ADC Volume L", RT5659_STO1_ADC_DIG_VOL,
2659 RT5659_L_MUTE_SFT, 1, NULL, 0),
2660 SND_SOC_DAPM_PGA("Stereo1 ADC Volume R", RT5659_STO1_ADC_DIG_VOL,
2661 RT5659_R_MUTE_SFT, 1, NULL, 0),
2663 /* Digital Interface */
2664 SND_SOC_DAPM_SUPPLY("I2S1", RT5659_PWR_DIG_1, RT5659_PWR_I2S1_BIT,
2666 SND_SOC_DAPM_PGA("IF1 DAC1", SND_SOC_NOPM, 0, 0, NULL, 0),
2667 SND_SOC_DAPM_PGA("IF1 DAC2", SND_SOC_NOPM, 0, 0, NULL, 0),
2668 SND_SOC_DAPM_PGA("IF1 DAC1 L", SND_SOC_NOPM, 0, 0, NULL, 0),
2669 SND_SOC_DAPM_PGA("IF1 DAC1 R", SND_SOC_NOPM, 0, 0, NULL, 0),
2670 SND_SOC_DAPM_PGA("IF1 DAC2 L", SND_SOC_NOPM, 0, 0, NULL, 0),
2671 SND_SOC_DAPM_PGA("IF1 DAC2 R", SND_SOC_NOPM, 0, 0, NULL, 0),
2672 SND_SOC_DAPM_PGA("IF1 ADC", SND_SOC_NOPM, 0, 0, NULL, 0),
2673 SND_SOC_DAPM_PGA("IF1 ADC L", SND_SOC_NOPM, 0, 0, NULL, 0),
2674 SND_SOC_DAPM_PGA("IF1 ADC R", SND_SOC_NOPM, 0, 0, NULL, 0),
2675 SND_SOC_DAPM_SUPPLY("I2S2", RT5659_PWR_DIG_1, RT5659_PWR_I2S2_BIT, 0,
2677 SND_SOC_DAPM_PGA("IF2 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
2678 SND_SOC_DAPM_PGA("IF2 DAC L", SND_SOC_NOPM, 0, 0, NULL, 0),
2679 SND_SOC_DAPM_PGA("IF2 DAC R", SND_SOC_NOPM, 0, 0, NULL, 0),
2680 SND_SOC_DAPM_PGA("IF2 ADC", SND_SOC_NOPM, 0, 0, NULL, 0),
2681 SND_SOC_DAPM_PGA("IF2 ADC1", SND_SOC_NOPM, 0, 0, NULL, 0),
2682 SND_SOC_DAPM_PGA("IF2 ADC2", SND_SOC_NOPM, 0, 0, NULL, 0),
2683 SND_SOC_DAPM_SUPPLY("I2S3", RT5659_PWR_DIG_1, RT5659_PWR_I2S3_BIT, 0,
2685 SND_SOC_DAPM_PGA("IF3 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
2686 SND_SOC_DAPM_PGA("IF3 DAC L", SND_SOC_NOPM, 0, 0, NULL, 0),
2687 SND_SOC_DAPM_PGA("IF3 DAC R", SND_SOC_NOPM, 0, 0, NULL, 0),
2688 SND_SOC_DAPM_PGA("IF3 ADC", SND_SOC_NOPM, 0, 0, NULL, 0),
2689 SND_SOC_DAPM_PGA("IF3 ADC L", SND_SOC_NOPM, 0, 0, NULL, 0),
2690 SND_SOC_DAPM_PGA("IF3 ADC R", SND_SOC_NOPM, 0, 0, NULL, 0),
2692 /* Digital Interface Select */
2693 SND_SOC_DAPM_PGA("TDM AD1:AD2:DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
2694 SND_SOC_DAPM_PGA("TDM AD2:DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
2695 SND_SOC_DAPM_MUX("TDM Data Mux", SND_SOC_NOPM, 0, 0,
2696 &rt5659_rx_adc_dac_mux),
2697 SND_SOC_DAPM_MUX("IF2 ADC Mux", SND_SOC_NOPM, 0, 0,
2698 &rt5659_if2_adc_in_mux),
2699 SND_SOC_DAPM_MUX("IF3 ADC Mux", SND_SOC_NOPM, 0, 0,
2700 &rt5659_if3_adc_in_mux),
2701 SND_SOC_DAPM_MUX("IF1 01 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2702 &rt5659_if1_01_adc_swap_mux),
2703 SND_SOC_DAPM_MUX("IF1 23 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2704 &rt5659_if1_23_adc_swap_mux),
2705 SND_SOC_DAPM_MUX("IF1 45 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2706 &rt5659_if1_45_adc_swap_mux),
2707 SND_SOC_DAPM_MUX("IF1 67 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2708 &rt5659_if1_67_adc_swap_mux),
2709 SND_SOC_DAPM_MUX("IF2 DAC Swap Mux", SND_SOC_NOPM, 0, 0,
2710 &rt5659_if2_dac_swap_mux),
2711 SND_SOC_DAPM_MUX("IF2 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2712 &rt5659_if2_adc_swap_mux),
2713 SND_SOC_DAPM_MUX("IF3 DAC Swap Mux", SND_SOC_NOPM, 0, 0,
2714 &rt5659_if3_dac_swap_mux),
2715 SND_SOC_DAPM_MUX("IF3 ADC Swap Mux", SND_SOC_NOPM, 0, 0,
2716 &rt5659_if3_adc_swap_mux),
2718 /* Audio Interface */
2719 SND_SOC_DAPM_AIF_IN("AIF1RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0),
2720 SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0, SND_SOC_NOPM, 0, 0),
2721 SND_SOC_DAPM_AIF_IN("AIF2RX", "AIF2 Playback", 0, SND_SOC_NOPM, 0, 0),
2722 SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0, SND_SOC_NOPM, 0, 0),
2723 SND_SOC_DAPM_AIF_IN("AIF3RX", "AIF3 Playback", 0, SND_SOC_NOPM, 0, 0),
2724 SND_SOC_DAPM_AIF_OUT("AIF3TX", "AIF3 Capture", 0, SND_SOC_NOPM, 0, 0),
2727 /* DAC mixer before sound effect */
2728 SND_SOC_DAPM_MIXER("DAC1 MIXL", SND_SOC_NOPM, 0, 0,
2729 rt5659_dac_l_mix, ARRAY_SIZE(rt5659_dac_l_mix)),
2730 SND_SOC_DAPM_MIXER("DAC1 MIXR", SND_SOC_NOPM, 0, 0,
2731 rt5659_dac_r_mix, ARRAY_SIZE(rt5659_dac_r_mix)),
2733 /* DAC channel Mux */
2734 SND_SOC_DAPM_MUX("DAC L1 Mux", SND_SOC_NOPM, 0, 0, &rt5659_dac_l1_mux),
2735 SND_SOC_DAPM_MUX("DAC R1 Mux", SND_SOC_NOPM, 0, 0, &rt5659_dac_r1_mux),
2736 SND_SOC_DAPM_MUX("DAC L2 Mux", SND_SOC_NOPM, 0, 0, &rt5659_dac_l2_mux),
2737 SND_SOC_DAPM_MUX("DAC R2 Mux", SND_SOC_NOPM, 0, 0, &rt5659_dac_r2_mux),
2739 SND_SOC_DAPM_MUX("DAC L1 Source", SND_SOC_NOPM, 0, 0,
2740 &rt5659_alg_dac_l1_mux),
2741 SND_SOC_DAPM_MUX("DAC R1 Source", SND_SOC_NOPM, 0, 0,
2742 &rt5659_alg_dac_r1_mux),
2743 SND_SOC_DAPM_MUX("DAC L2 Source", SND_SOC_NOPM, 0, 0,
2744 &rt5659_alg_dac_l2_mux),
2745 SND_SOC_DAPM_MUX("DAC R2 Source", SND_SOC_NOPM, 0, 0,
2746 &rt5659_alg_dac_r2_mux),
2749 SND_SOC_DAPM_SUPPLY("DAC Stereo1 Filter", RT5659_PWR_DIG_2,
2750 RT5659_PWR_DAC_S1F_BIT, 0, NULL, 0),
2751 SND_SOC_DAPM_SUPPLY("DAC Mono Left Filter", RT5659_PWR_DIG_2,
2752 RT5659_PWR_DAC_MF_L_BIT, 0, NULL, 0),
2753 SND_SOC_DAPM_SUPPLY("DAC Mono Right Filter", RT5659_PWR_DIG_2,
2754 RT5659_PWR_DAC_MF_R_BIT, 0, NULL, 0),
2755 SND_SOC_DAPM_MIXER("Stereo DAC MIXL", SND_SOC_NOPM, 0, 0,
2756 rt5659_sto_dac_l_mix, ARRAY_SIZE(rt5659_sto_dac_l_mix)),
2757 SND_SOC_DAPM_MIXER("Stereo DAC MIXR", SND_SOC_NOPM, 0, 0,
2758 rt5659_sto_dac_r_mix, ARRAY_SIZE(rt5659_sto_dac_r_mix)),
2759 SND_SOC_DAPM_MIXER("Mono DAC MIXL", SND_SOC_NOPM, 0, 0,
2760 rt5659_mono_dac_l_mix, ARRAY_SIZE(rt5659_mono_dac_l_mix)),
2761 SND_SOC_DAPM_MIXER("Mono DAC MIXR", SND_SOC_NOPM, 0, 0,
2762 rt5659_mono_dac_r_mix, ARRAY_SIZE(rt5659_mono_dac_r_mix)),
2763 SND_SOC_DAPM_MUX("DAC MIXL", SND_SOC_NOPM, 0, 0,
2764 &rt5659_dig_dac_mixl_mux),
2765 SND_SOC_DAPM_MUX("DAC MIXR", SND_SOC_NOPM, 0, 0,
2766 &rt5659_dig_dac_mixr_mux),
2769 SND_SOC_DAPM_SUPPLY_S("DAC L1 Power", 1, RT5659_PWR_DIG_1,
2770 RT5659_PWR_DAC_L1_BIT, 0, NULL, 0),
2771 SND_SOC_DAPM_SUPPLY_S("DAC R1 Power", 1, RT5659_PWR_DIG_1,
2772 RT5659_PWR_DAC_R1_BIT, 0, NULL, 0),
2773 SND_SOC_DAPM_DAC("DAC L1", NULL, SND_SOC_NOPM, 0, 0),
2774 SND_SOC_DAPM_DAC("DAC R1", NULL, SND_SOC_NOPM, 0, 0),
2776 SND_SOC_DAPM_SUPPLY("DAC L2 Power", RT5659_PWR_DIG_1,
2777 RT5659_PWR_DAC_L2_BIT, 0, NULL, 0),
2778 SND_SOC_DAPM_SUPPLY("DAC R2 Power", RT5659_PWR_DIG_1,
2779 RT5659_PWR_DAC_R2_BIT, 0, NULL, 0),
2780 SND_SOC_DAPM_DAC("DAC L2", NULL, SND_SOC_NOPM, 0, 0),
2781 SND_SOC_DAPM_DAC("DAC R2", NULL, SND_SOC_NOPM, 0, 0),
2782 SND_SOC_DAPM_PGA("DAC_REF", SND_SOC_NOPM, 0, 0, NULL, 0),
2785 SND_SOC_DAPM_MIXER("SPK MIXL", RT5659_PWR_MIXER, RT5659_PWR_SM_L_BIT,
2786 0, rt5659_spk_l_mix, ARRAY_SIZE(rt5659_spk_l_mix)),
2787 SND_SOC_DAPM_MIXER("SPK MIXR", RT5659_PWR_MIXER, RT5659_PWR_SM_R_BIT,
2788 0, rt5659_spk_r_mix, ARRAY_SIZE(rt5659_spk_r_mix)),
2789 SND_SOC_DAPM_MIXER("MONOVOL MIX", RT5659_PWR_MIXER, RT5659_PWR_MM_BIT,
2790 0, rt5659_monovol_mix, ARRAY_SIZE(rt5659_monovol_mix)),
2791 SND_SOC_DAPM_MIXER("OUT MIXL", RT5659_PWR_MIXER, RT5659_PWR_OM_L_BIT,
2792 0, rt5659_out_l_mix, ARRAY_SIZE(rt5659_out_l_mix)),
2793 SND_SOC_DAPM_MIXER("OUT MIXR", RT5659_PWR_MIXER, RT5659_PWR_OM_R_BIT,
2794 0, rt5659_out_r_mix, ARRAY_SIZE(rt5659_out_r_mix)),
2797 SND_SOC_DAPM_SWITCH("SPKVOL L", RT5659_PWR_VOL, RT5659_PWR_SV_L_BIT, 0,
2799 SND_SOC_DAPM_SWITCH("SPKVOL R", RT5659_PWR_VOL, RT5659_PWR_SV_R_BIT, 0,
2801 SND_SOC_DAPM_SWITCH("MONOVOL", RT5659_PWR_VOL, RT5659_PWR_MV_BIT, 0,
2803 SND_SOC_DAPM_SWITCH("OUTVOL L", RT5659_PWR_VOL, RT5659_PWR_OV_L_BIT, 0,
2805 SND_SOC_DAPM_SWITCH("OUTVOL R", RT5659_PWR_VOL, RT5659_PWR_OV_R_BIT, 0,
2808 /* SPO/MONO/HPO/LOUT */
2809 SND_SOC_DAPM_MIXER("SPO L MIX", SND_SOC_NOPM, 0, 0, rt5659_spo_l_mix,
2810 ARRAY_SIZE(rt5659_spo_l_mix)),
2811 SND_SOC_DAPM_MIXER("SPO R MIX", SND_SOC_NOPM, 0, 0, rt5659_spo_r_mix,
2812 ARRAY_SIZE(rt5659_spo_r_mix)),
2813 SND_SOC_DAPM_MIXER("Mono MIX", SND_SOC_NOPM, 0, 0, rt5659_mono_mix,
2814 ARRAY_SIZE(rt5659_mono_mix)),
2815 SND_SOC_DAPM_MIXER("LOUT L MIX", SND_SOC_NOPM, 0, 0, rt5659_lout_l_mix,
2816 ARRAY_SIZE(rt5659_lout_l_mix)),
2817 SND_SOC_DAPM_MIXER("LOUT R MIX", SND_SOC_NOPM, 0, 0, rt5659_lout_r_mix,
2818 ARRAY_SIZE(rt5659_lout_r_mix)),
2820 SND_SOC_DAPM_PGA_S("SPK Amp", 1, RT5659_PWR_DIG_1, RT5659_PWR_CLS_D_BIT,
2821 0, rt5659_spk_event, SND_SOC_DAPM_POST_PMD |
2822 SND_SOC_DAPM_PRE_PMU),
2823 SND_SOC_DAPM_PGA_S("Mono Amp", 1, RT5659_PWR_ANLG_1, RT5659_PWR_MA_BIT,
2824 0, rt5659_mono_event, SND_SOC_DAPM_POST_PMD |
2825 SND_SOC_DAPM_PRE_PMU),
2826 SND_SOC_DAPM_PGA_S("HP Amp", 1, SND_SOC_NOPM, 0, 0, rt5659_hp_event,
2827 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
2828 SND_SOC_DAPM_PGA_S("LOUT Amp", 1, RT5659_PWR_ANLG_1, RT5659_PWR_LM_BIT,
2831 SND_SOC_DAPM_SUPPLY("Charge Pump", SND_SOC_NOPM, 0, 0,
2832 rt5659_charge_pump_event, SND_SOC_DAPM_PRE_PMU |
2833 SND_SOC_DAPM_POST_PMD),
2835 SND_SOC_DAPM_SWITCH("SPO Playback", SND_SOC_NOPM, 0, 0, &spo_switch),
2836 SND_SOC_DAPM_SWITCH("Mono Playback", SND_SOC_NOPM, 0, 0,
2838 SND_SOC_DAPM_SWITCH("HPO L Playback", SND_SOC_NOPM, 0, 0,
2840 SND_SOC_DAPM_SWITCH("HPO R Playback", SND_SOC_NOPM, 0, 0,
2842 SND_SOC_DAPM_SWITCH("LOUT L Playback", SND_SOC_NOPM, 0, 0,
2844 SND_SOC_DAPM_SWITCH("LOUT R Playback", SND_SOC_NOPM, 0, 0,
2846 SND_SOC_DAPM_SWITCH("PDM L Playback", SND_SOC_NOPM, 0, 0,
2848 SND_SOC_DAPM_SWITCH("PDM R Playback", SND_SOC_NOPM, 0, 0,
2852 SND_SOC_DAPM_SUPPLY("PDM Power", RT5659_PWR_DIG_2,
2853 RT5659_PWR_PDM1_BIT, 0, NULL, 0),
2854 SND_SOC_DAPM_MUX("PDM L Mux", RT5659_PDM_OUT_CTRL,
2855 RT5659_M_PDM1_L_SFT, 1, &rt5659_pdm_l_mux),
2856 SND_SOC_DAPM_MUX("PDM R Mux", RT5659_PDM_OUT_CTRL,
2857 RT5659_M_PDM1_R_SFT, 1, &rt5659_pdm_r_mux),
2860 SND_SOC_DAPM_MUX("SPDIF Mux", SND_SOC_NOPM, 0, 0, &rt5659_spdif_mux),
2862 SND_SOC_DAPM_SUPPLY("SYS CLK DET", RT5659_CLK_DET, 3, 0, NULL, 0),
2863 SND_SOC_DAPM_SUPPLY("CLKDET", RT5659_CLK_DET, 0, 0, NULL, 0),
2866 SND_SOC_DAPM_OUTPUT("HPOL"),
2867 SND_SOC_DAPM_OUTPUT("HPOR"),
2868 SND_SOC_DAPM_OUTPUT("SPOL"),
2869 SND_SOC_DAPM_OUTPUT("SPOR"),
2870 SND_SOC_DAPM_OUTPUT("LOUTL"),
2871 SND_SOC_DAPM_OUTPUT("LOUTR"),
2872 SND_SOC_DAPM_OUTPUT("MONOOUT"),
2873 SND_SOC_DAPM_OUTPUT("PDML"),
2874 SND_SOC_DAPM_OUTPUT("PDMR"),
2875 SND_SOC_DAPM_OUTPUT("SPDIF"),
2878 static const struct snd_soc_dapm_route rt5659_dapm_routes[] = {
2880 { "ADC Stereo1 Filter", NULL, "PLL", is_sys_clk_from_pll },
2881 { "ADC Stereo2 Filter", NULL, "PLL", is_sys_clk_from_pll },
2882 { "ADC Mono Left Filter", NULL, "PLL", is_sys_clk_from_pll },
2883 { "ADC Mono Right Filter", NULL, "PLL", is_sys_clk_from_pll },
2884 { "DAC Stereo1 Filter", NULL, "PLL", is_sys_clk_from_pll },
2885 { "DAC Mono Left Filter", NULL, "PLL", is_sys_clk_from_pll },
2886 { "DAC Mono Right Filter", NULL, "PLL", is_sys_clk_from_pll },
2889 { "ADC Stereo1 Filter", NULL, "ADC STO1 ASRC", is_using_asrc },
2890 { "ADC Mono Left Filter", NULL, "ADC Mono L ASRC", is_using_asrc },
2891 { "ADC Mono Right Filter", NULL, "ADC Mono R ASRC", is_using_asrc },
2892 { "DAC Mono Left Filter", NULL, "DAC Mono L ASRC", is_using_asrc },
2893 { "DAC Mono Right Filter", NULL, "DAC Mono R ASRC", is_using_asrc },
2894 { "DAC Stereo1 Filter", NULL, "DAC STO ASRC", is_using_asrc },
2896 { "SYS CLK DET", NULL, "CLKDET" },
2898 { "I2S1", NULL, "I2S1 ASRC" },
2899 { "I2S2", NULL, "I2S2 ASRC" },
2900 { "I2S3", NULL, "I2S3 ASRC" },
2902 { "DMIC1", NULL, "DMIC L1" },
2903 { "DMIC1", NULL, "DMIC R1" },
2904 { "DMIC2", NULL, "DMIC L2" },
2905 { "DMIC2", NULL, "DMIC R2" },
2907 { "BST1", NULL, "IN1P" },
2908 { "BST1", NULL, "IN1N" },
2909 { "BST1", NULL, "BST1 Power" },
2910 { "BST2", NULL, "IN2P" },
2911 { "BST2", NULL, "IN2N" },
2912 { "BST2", NULL, "BST2 Power" },
2913 { "BST3", NULL, "IN3P" },
2914 { "BST3", NULL, "IN3N" },
2915 { "BST3", NULL, "BST3 Power" },
2916 { "BST4", NULL, "IN4P" },
2917 { "BST4", NULL, "IN4N" },
2918 { "BST4", NULL, "BST4 Power" },
2920 { "INL VOL", NULL, "IN2P" },
2921 { "INR VOL", NULL, "IN2N" },
2923 { "RECMIX1L", "SPKVOLL Switch", "SPKVOL L" },
2924 { "RECMIX1L", "INL Switch", "INL VOL" },
2925 { "RECMIX1L", "BST4 Switch", "BST4" },
2926 { "RECMIX1L", "BST3 Switch", "BST3" },
2927 { "RECMIX1L", "BST2 Switch", "BST2" },
2928 { "RECMIX1L", "BST1 Switch", "BST1" },
2930 { "RECMIX1R", "HPOVOLR Switch", "HPO R Playback" },
2931 { "RECMIX1R", "INR Switch", "INR VOL" },
2932 { "RECMIX1R", "BST4 Switch", "BST4" },
2933 { "RECMIX1R", "BST3 Switch", "BST3" },
2934 { "RECMIX1R", "BST2 Switch", "BST2" },
2935 { "RECMIX1R", "BST1 Switch", "BST1" },
2937 { "RECMIX2L", "SPKVOLL Switch", "SPKVOL L" },
2938 { "RECMIX2L", "OUTVOLL Switch", "OUTVOL L" },
2939 { "RECMIX2L", "BST4 Switch", "BST4" },
2940 { "RECMIX2L", "BST3 Switch", "BST3" },
2941 { "RECMIX2L", "BST2 Switch", "BST2" },
2942 { "RECMIX2L", "BST1 Switch", "BST1" },
2944 { "RECMIX2R", "MONOVOL Switch", "MONOVOL" },
2945 { "RECMIX2R", "OUTVOLR Switch", "OUTVOL R" },
2946 { "RECMIX2R", "BST4 Switch", "BST4" },
2947 { "RECMIX2R", "BST3 Switch", "BST3" },
2948 { "RECMIX2R", "BST2 Switch", "BST2" },
2949 { "RECMIX2R", "BST1 Switch", "BST1" },
2951 { "ADC1 L", NULL, "RECMIX1L" },
2952 { "ADC1 L", NULL, "ADC1 L Power" },
2953 { "ADC1 L", NULL, "ADC1 clock" },
2954 { "ADC1 R", NULL, "RECMIX1R" },
2955 { "ADC1 R", NULL, "ADC1 R Power" },
2956 { "ADC1 R", NULL, "ADC1 clock" },
2958 { "ADC2 L", NULL, "RECMIX2L" },
2959 { "ADC2 L", NULL, "ADC2 L Power" },
2960 { "ADC2 L", NULL, "ADC2 clock" },
2961 { "ADC2 R", NULL, "RECMIX2R" },
2962 { "ADC2 R", NULL, "ADC2 R Power" },
2963 { "ADC2 R", NULL, "ADC2 clock" },
2965 { "DMIC L1", NULL, "DMIC CLK" },
2966 { "DMIC L1", NULL, "DMIC1 Power" },
2967 { "DMIC R1", NULL, "DMIC CLK" },
2968 { "DMIC R1", NULL, "DMIC1 Power" },
2969 { "DMIC L2", NULL, "DMIC CLK" },
2970 { "DMIC L2", NULL, "DMIC2 Power" },
2971 { "DMIC R2", NULL, "DMIC CLK" },
2972 { "DMIC R2", NULL, "DMIC2 Power" },
2974 { "Stereo1 DMIC L Mux", "DMIC1", "DMIC L1" },
2975 { "Stereo1 DMIC L Mux", "DMIC2", "DMIC L2" },
2977 { "Stereo1 DMIC R Mux", "DMIC1", "DMIC R1" },
2978 { "Stereo1 DMIC R Mux", "DMIC2", "DMIC R2" },
2980 { "Mono DMIC L Mux", "DMIC1 L", "DMIC L1" },
2981 { "Mono DMIC L Mux", "DMIC2 L", "DMIC L2" },
2983 { "Mono DMIC R Mux", "DMIC1 R", "DMIC R1" },
2984 { "Mono DMIC R Mux", "DMIC2 R", "DMIC R2" },
2986 { "Stereo1 ADC L Mux", "ADC1", "ADC1 L" },
2987 { "Stereo1 ADC L Mux", "ADC2", "ADC2 L" },
2988 { "Stereo1 ADC R Mux", "ADC1", "ADC1 R" },
2989 { "Stereo1 ADC R Mux", "ADC2", "ADC2 R" },
2991 { "Stereo1 ADC L1 Mux", "ADC", "Stereo1 ADC L Mux" },
2992 { "Stereo1 ADC L1 Mux", "DAC MIX", "DAC MIXL" },
2993 { "Stereo1 ADC L2 Mux", "DMIC", "Stereo1 DMIC L Mux" },
2994 { "Stereo1 ADC L2 Mux", "DAC MIX", "DAC MIXL" },
2996 { "Stereo1 ADC R1 Mux", "ADC", "Stereo1 ADC R Mux" },
2997 { "Stereo1 ADC R1 Mux", "DAC MIX", "DAC MIXR" },
2998 { "Stereo1 ADC R2 Mux", "DMIC", "Stereo1 DMIC R Mux" },
2999 { "Stereo1 ADC R2 Mux", "DAC MIX", "DAC MIXR" },
3001 { "Mono ADC L Mux", "ADC1 L", "ADC1 L" },
3002 { "Mono ADC L Mux", "ADC1 R", "ADC1 R" },
3003 { "Mono ADC L Mux", "ADC2 L", "ADC2 L" },
3004 { "Mono ADC L Mux", "ADC2 R", "ADC2 R" },
3006 { "Mono ADC R Mux", "ADC1 L", "ADC1 L" },
3007 { "Mono ADC R Mux", "ADC1 R", "ADC1 R" },
3008 { "Mono ADC R Mux", "ADC2 L", "ADC2 L" },
3009 { "Mono ADC R Mux", "ADC2 R", "ADC2 R" },
3011 { "Mono ADC L2 Mux", "DMIC", "Mono DMIC L Mux" },
3012 { "Mono ADC L2 Mux", "Mono DAC MIXL", "Mono DAC MIXL" },
3013 { "Mono ADC L1 Mux", "Mono DAC MIXL", "Mono DAC MIXL" },
3014 { "Mono ADC L1 Mux", "ADC", "Mono ADC L Mux" },
3016 { "Mono ADC R1 Mux", "Mono DAC MIXR", "Mono DAC MIXR" },
3017 { "Mono ADC R1 Mux", "ADC", "Mono ADC R Mux" },
3018 { "Mono ADC R2 Mux", "DMIC", "Mono DMIC R Mux" },
3019 { "Mono ADC R2 Mux", "Mono DAC MIXR", "Mono DAC MIXR" },
3021 { "Stereo1 ADC MIXL", "ADC1 Switch", "Stereo1 ADC L1 Mux" },
3022 { "Stereo1 ADC MIXL", "ADC2 Switch", "Stereo1 ADC L2 Mux" },
3023 { "Stereo1 ADC MIXL", NULL, "ADC Stereo1 Filter" },
3025 { "Stereo1 ADC MIXR", "ADC1 Switch", "Stereo1 ADC R1 Mux" },
3026 { "Stereo1 ADC MIXR", "ADC2 Switch", "Stereo1 ADC R2 Mux" },
3027 { "Stereo1 ADC MIXR", NULL, "ADC Stereo1 Filter" },
3029 { "Mono ADC MIXL", "ADC1 Switch", "Mono ADC L1 Mux" },
3030 { "Mono ADC MIXL", "ADC2 Switch", "Mono ADC L2 Mux" },
3031 { "Mono ADC MIXL", NULL, "ADC Mono Left Filter" },
3033 { "Mono ADC MIXR", "ADC1 Switch", "Mono ADC R1 Mux" },
3034 { "Mono ADC MIXR", "ADC2 Switch", "Mono ADC R2 Mux" },
3035 { "Mono ADC MIXR", NULL, "ADC Mono Right Filter" },
3037 { "Stereo1 ADC Volume L", NULL, "Stereo1 ADC MIXL" },
3038 { "Stereo1 ADC Volume R", NULL, "Stereo1 ADC MIXR" },
3040 { "IF_ADC1", NULL, "Stereo1 ADC Volume L" },
3041 { "IF_ADC1", NULL, "Stereo1 ADC Volume R" },
3042 { "IF_ADC2", NULL, "Mono ADC MIXL" },
3043 { "IF_ADC2", NULL, "Mono ADC MIXR" },
3045 { "TDM AD1:AD2:DAC", NULL, "IF_ADC1" },
3046 { "TDM AD1:AD2:DAC", NULL, "IF_ADC2" },
3047 { "TDM AD1:AD2:DAC", NULL, "DAC_REF" },
3048 { "TDM AD2:DAC", NULL, "IF_ADC2" },
3049 { "TDM AD2:DAC", NULL, "DAC_REF" },
3050 { "TDM Data Mux", "AD1:AD2:DAC:NUL", "TDM AD1:AD2:DAC" },
3051 { "TDM Data Mux", "AD1:AD2:NUL:DAC", "TDM AD1:AD2:DAC" },
3052 { "TDM Data Mux", "AD1:DAC:AD2:NUL", "TDM AD1:AD2:DAC" },
3053 { "TDM Data Mux", "AD1:DAC:NUL:AD2", "TDM AD1:AD2:DAC" },
3054 { "TDM Data Mux", "AD1:NUL:DAC:AD2", "TDM AD1:AD2:DAC" },
3055 { "TDM Data Mux", "AD1:NUL:AD2:DAC", "TDM AD1:AD2:DAC" },
3056 { "TDM Data Mux", "AD2:AD1:DAC:NUL", "TDM AD1:AD2:DAC" },
3057 { "TDM Data Mux", "AD2:AD1:NUL:DAC", "TDM AD1:AD2:DAC" },
3058 { "TDM Data Mux", "AD2:DAC:AD1:NUL", "TDM AD1:AD2:DAC" },
3059 { "TDM Data Mux", "AD2:DAC:NUL:AD1", "TDM AD1:AD2:DAC" },
3060 { "TDM Data Mux", "AD2:NUL:DAC:AD1", "TDM AD1:AD2:DAC" },
3061 { "TDM Data Mux", "AD1:NUL:AD1:DAC", "TDM AD1:AD2:DAC" },
3062 { "TDM Data Mux", "DAC:AD1:AD2:NUL", "TDM AD1:AD2:DAC" },
3063 { "TDM Data Mux", "DAC:AD1:NUL:AD2", "TDM AD1:AD2:DAC" },
3064 { "TDM Data Mux", "DAC:AD2:AD1:NUL", "TDM AD1:AD2:DAC" },
3065 { "TDM Data Mux", "DAC:AD2:NUL:AD1", "TDM AD1:AD2:DAC" },
3066 { "TDM Data Mux", "DAC:NUL:DAC:AD2", "TDM AD2:DAC" },
3067 { "TDM Data Mux", "DAC:NUL:AD2:DAC", "TDM AD2:DAC" },
3068 { "TDM Data Mux", "NUL:AD1:AD2:DAC", "TDM AD1:AD2:DAC" },
3069 { "TDM Data Mux", "NUL:AD1:DAC:AD2", "TDM AD1:AD2:DAC" },
3070 { "TDM Data Mux", "NUL:AD2:AD1:DAC", "TDM AD1:AD2:DAC" },
3071 { "TDM Data Mux", "NUL:AD2:DAC:AD1", "TDM AD1:AD2:DAC" },
3072 { "TDM Data Mux", "NUL:DAC:DAC:AD2", "TDM AD2:DAC" },
3073 { "TDM Data Mux", "NUL:DAC:AD2:DAC", "TDM AD2:DAC" },
3074 { "IF1 01 ADC Swap Mux", "L/R", "TDM Data Mux" },
3075 { "IF1 01 ADC Swap Mux", "R/L", "TDM Data Mux" },
3076 { "IF1 01 ADC Swap Mux", "L/L", "TDM Data Mux" },
3077 { "IF1 01 ADC Swap Mux", "R/R", "TDM Data Mux" },
3078 { "IF1 23 ADC Swap Mux", "L/R", "TDM Data Mux" },
3079 { "IF1 23 ADC Swap Mux", "R/L", "TDM Data Mux" },
3080 { "IF1 23 ADC Swap Mux", "L/L", "TDM Data Mux" },
3081 { "IF1 23 ADC Swap Mux", "R/R", "TDM Data Mux" },
3082 { "IF1 45 ADC Swap Mux", "L/R", "TDM Data Mux" },
3083 { "IF1 45 ADC Swap Mux", "R/L", "TDM Data Mux" },
3084 { "IF1 45 ADC Swap Mux", "L/L", "TDM Data Mux" },
3085 { "IF1 45 ADC Swap Mux", "R/R", "TDM Data Mux" },
3086 { "IF1 67 ADC Swap Mux", "L/R", "TDM Data Mux" },
3087 { "IF1 67 ADC Swap Mux", "R/L", "TDM Data Mux" },
3088 { "IF1 67 ADC Swap Mux", "L/L", "TDM Data Mux" },
3089 { "IF1 67 ADC Swap Mux", "R/R", "TDM Data Mux" },
3090 { "IF1 ADC", NULL, "IF1 01 ADC Swap Mux" },
3091 { "IF1 ADC", NULL, "IF1 23 ADC Swap Mux" },
3092 { "IF1 ADC", NULL, "IF1 45 ADC Swap Mux" },
3093 { "IF1 ADC", NULL, "IF1 67 ADC Swap Mux" },
3094 { "IF1 ADC", NULL, "I2S1" },
3096 { "IF2 ADC Mux", "IF_ADC1", "IF_ADC1" },
3097 { "IF2 ADC Mux", "IF_ADC2", "IF_ADC2" },
3098 { "IF2 ADC Mux", "IF_ADC3", "IF_ADC3" },
3099 { "IF2 ADC Mux", "DAC_REF", "DAC_REF" },
3100 { "IF2 ADC", NULL, "IF2 ADC Mux"},
3101 { "IF2 ADC", NULL, "I2S2" },
3103 { "IF3 ADC Mux", "IF_ADC1", "IF_ADC1" },
3104 { "IF3 ADC Mux", "IF_ADC2", "IF_ADC2" },
3105 { "IF3 ADC Mux", "Stereo2_ADC_L/R", "Stereo2 ADC LR" },
3106 { "IF3 ADC Mux", "DAC_REF", "DAC_REF" },
3107 { "IF3 ADC", NULL, "IF3 ADC Mux"},
3108 { "IF3 ADC", NULL, "I2S3" },
3110 { "AIF1TX", NULL, "IF1 ADC" },
3111 { "IF2 ADC Swap Mux", "L/R", "IF2 ADC" },
3112 { "IF2 ADC Swap Mux", "R/L", "IF2 ADC" },
3113 { "IF2 ADC Swap Mux", "L/L", "IF2 ADC" },
3114 { "IF2 ADC Swap Mux", "R/R", "IF2 ADC" },
3115 { "AIF2TX", NULL, "IF2 ADC Swap Mux" },
3116 { "IF3 ADC Swap Mux", "L/R", "IF3 ADC" },
3117 { "IF3 ADC Swap Mux", "R/L", "IF3 ADC" },
3118 { "IF3 ADC Swap Mux", "L/L", "IF3 ADC" },
3119 { "IF3 ADC Swap Mux", "R/R", "IF3 ADC" },
3120 { "AIF3TX", NULL, "IF3 ADC Swap Mux" },
3122 { "IF1 DAC1", NULL, "AIF1RX" },
3123 { "IF1 DAC2", NULL, "AIF1RX" },
3124 { "IF2 DAC Swap Mux", "L/R", "AIF2RX" },
3125 { "IF2 DAC Swap Mux", "R/L", "AIF2RX" },
3126 { "IF2 DAC Swap Mux", "L/L", "AIF2RX" },
3127 { "IF2 DAC Swap Mux", "R/R", "AIF2RX" },
3128 { "IF2 DAC", NULL, "IF2 DAC Swap Mux" },
3129 { "IF3 DAC Swap Mux", "L/R", "AIF3RX" },
3130 { "IF3 DAC Swap Mux", "R/L", "AIF3RX" },
3131 { "IF3 DAC Swap Mux", "L/L", "AIF3RX" },
3132 { "IF3 DAC Swap Mux", "R/R", "AIF3RX" },
3133 { "IF3 DAC", NULL, "IF3 DAC Swap Mux" },
3135 { "IF1 DAC1", NULL, "I2S1" },
3136 { "IF1 DAC2", NULL, "I2S1" },
3137 { "IF2 DAC", NULL, "I2S2" },
3138 { "IF3 DAC", NULL, "I2S3" },
3140 { "IF1 DAC2 L", NULL, "IF1 DAC2" },
3141 { "IF1 DAC2 R", NULL, "IF1 DAC2" },
3142 { "IF1 DAC1 L", NULL, "IF1 DAC1" },
3143 { "IF1 DAC1 R", NULL, "IF1 DAC1" },
3144 { "IF2 DAC L", NULL, "IF2 DAC" },
3145 { "IF2 DAC R", NULL, "IF2 DAC" },
3146 { "IF3 DAC L", NULL, "IF3 DAC" },
3147 { "IF3 DAC R", NULL, "IF3 DAC" },
3149 { "DAC L1 Mux", "IF1 DAC1", "IF1 DAC1 L" },
3150 { "DAC L1 Mux", "IF2 DAC", "IF2 DAC L" },
3151 { "DAC L1 Mux", "IF3 DAC", "IF3 DAC L" },
3152 { "DAC L1 Mux", NULL, "DAC Stereo1 Filter" },
3154 { "DAC R1 Mux", "IF1 DAC1", "IF1 DAC1 R" },
3155 { "DAC R1 Mux", "IF2 DAC", "IF2 DAC R" },
3156 { "DAC R1 Mux", "IF3 DAC", "IF3 DAC R" },
3157 { "DAC R1 Mux", NULL, "DAC Stereo1 Filter" },
3159 { "DAC1 MIXL", "Stereo ADC Switch", "Stereo1 ADC Volume L" },
3160 { "DAC1 MIXL", "DAC1 Switch", "DAC L1 Mux" },
3161 { "DAC1 MIXR", "Stereo ADC Switch", "Stereo1 ADC Volume R" },
3162 { "DAC1 MIXR", "DAC1 Switch", "DAC R1 Mux" },
3164 { "DAC_REF", NULL, "DAC1 MIXL" },
3165 { "DAC_REF", NULL, "DAC1 MIXR" },
3167 { "DAC L2 Mux", "IF1 DAC2", "IF1 DAC2 L" },
3168 { "DAC L2 Mux", "IF2 DAC", "IF2 DAC L" },
3169 { "DAC L2 Mux", "IF3 DAC", "IF3 DAC L" },
3170 { "DAC L2 Mux", "Mono ADC MIX", "Mono ADC MIXL" },
3171 { "DAC L2 Mux", NULL, "DAC Mono Left Filter" },
3173 { "DAC R2 Mux", "IF1 DAC2", "IF1 DAC2 R" },
3174 { "DAC R2 Mux", "IF2 DAC", "IF2 DAC R" },
3175 { "DAC R2 Mux", "IF3 DAC", "IF3 DAC R" },
3176 { "DAC R2 Mux", "Mono ADC MIX", "Mono ADC MIXR" },
3177 { "DAC R2 Mux", NULL, "DAC Mono Right Filter" },
3179 { "Stereo DAC MIXL", "DAC L1 Switch", "DAC1 MIXL" },
3180 { "Stereo DAC MIXL", "DAC R1 Switch", "DAC1 MIXR" },
3181 { "Stereo DAC MIXL", "DAC L2 Switch", "DAC L2 Mux" },
3182 { "Stereo DAC MIXL", "DAC R2 Switch", "DAC R2 Mux" },
3184 { "Stereo DAC MIXR", "DAC R1 Switch", "DAC1 MIXR" },
3185 { "Stereo DAC MIXR", "DAC L1 Switch", "DAC1 MIXL" },
3186 { "Stereo DAC MIXR", "DAC L2 Switch", "DAC L2 Mux" },
3187 { "Stereo DAC MIXR", "DAC R2 Switch", "DAC R2 Mux" },
3189 { "Mono DAC MIXL", "DAC L1 Switch", "DAC1 MIXL" },
3190 { "Mono DAC MIXL", "DAC R1 Switch", "DAC1 MIXR" },
3191 { "Mono DAC MIXL", "DAC L2 Switch", "DAC L2 Mux" },
3192 { "Mono DAC MIXL", "DAC R2 Switch", "DAC R2 Mux" },
3193 { "Mono DAC MIXR", "DAC L1 Switch", "DAC1 MIXL" },
3194 { "Mono DAC MIXR", "DAC R1 Switch", "DAC1 MIXR" },
3195 { "Mono DAC MIXR", "DAC R2 Switch", "DAC R2 Mux" },
3196 { "Mono DAC MIXR", "DAC L2 Switch", "DAC L2 Mux" },
3198 { "DAC MIXL", "Stereo DAC Mixer", "Stereo DAC MIXL" },
3199 { "DAC MIXL", "Mono DAC Mixer", "Mono DAC MIXL" },
3200 { "DAC MIXR", "Stereo DAC Mixer", "Stereo DAC MIXR" },
3201 { "DAC MIXR", "Mono DAC Mixer", "Mono DAC MIXR" },
3203 { "DAC L1 Source", NULL, "DAC L1 Power" },
3204 { "DAC L1 Source", "DAC", "DAC1 MIXL" },
3205 { "DAC L1 Source", "Stereo DAC Mixer", "Stereo DAC MIXL" },
3206 { "DAC R1 Source", NULL, "DAC R1 Power" },
3207 { "DAC R1 Source", "DAC", "DAC1 MIXR" },
3208 { "DAC R1 Source", "Stereo DAC Mixer", "Stereo DAC MIXR" },
3209 { "DAC L2 Source", "Stereo DAC Mixer", "Stereo DAC MIXL" },
3210 { "DAC L2 Source", "Mono DAC Mixer", "Mono DAC MIXL" },
3211 { "DAC L2 Source", NULL, "DAC L2 Power" },
3212 { "DAC R2 Source", "Stereo DAC Mixer", "Stereo DAC MIXR" },
3213 { "DAC R2 Source", "Mono DAC Mixer", "Mono DAC MIXR" },
3214 { "DAC R2 Source", NULL, "DAC R2 Power" },
3216 { "DAC L1", NULL, "DAC L1 Source" },
3217 { "DAC R1", NULL, "DAC R1 Source" },
3218 { "DAC L2", NULL, "DAC L2 Source" },
3219 { "DAC R2", NULL, "DAC R2 Source" },
3221 { "SPK MIXL", "DAC L2 Switch", "DAC L2" },
3222 { "SPK MIXL", "BST1 Switch", "BST1" },
3223 { "SPK MIXL", "INL Switch", "INL VOL" },
3224 { "SPK MIXL", "INR Switch", "INR VOL" },
3225 { "SPK MIXL", "BST3 Switch", "BST3" },
3226 { "SPK MIXR", "DAC R2 Switch", "DAC R2" },
3227 { "SPK MIXR", "BST4 Switch", "BST4" },
3228 { "SPK MIXR", "INL Switch", "INL VOL" },
3229 { "SPK MIXR", "INR Switch", "INR VOL" },
3230 { "SPK MIXR", "BST3 Switch", "BST3" },
3232 { "MONOVOL MIX", "DAC L2 Switch", "DAC L2" },
3233 { "MONOVOL MIX", "DAC R2 Switch", "DAC R2" },
3234 { "MONOVOL MIX", "BST1 Switch", "BST1" },
3235 { "MONOVOL MIX", "BST2 Switch", "BST2" },
3236 { "MONOVOL MIX", "BST3 Switch", "BST3" },
3238 { "OUT MIXL", "DAC L2 Switch", "DAC L2" },
3239 { "OUT MIXL", "INL Switch", "INL VOL" },
3240 { "OUT MIXL", "BST1 Switch", "BST1" },
3241 { "OUT MIXL", "BST2 Switch", "BST2" },
3242 { "OUT MIXL", "BST3 Switch", "BST3" },
3243 { "OUT MIXR", "DAC R2 Switch", "DAC R2" },
3244 { "OUT MIXR", "INR Switch", "INR VOL" },
3245 { "OUT MIXR", "BST2 Switch", "BST2" },
3246 { "OUT MIXR", "BST3 Switch", "BST3" },
3247 { "OUT MIXR", "BST4 Switch", "BST4" },
3249 { "SPKVOL L", "Switch", "SPK MIXL" },
3250 { "SPKVOL R", "Switch", "SPK MIXR" },
3251 { "SPO L MIX", "DAC L2 Switch", "DAC L2" },
3252 { "SPO L MIX", "SPKVOL L Switch", "SPKVOL L" },
3253 { "SPO R MIX", "DAC R2 Switch", "DAC R2" },
3254 { "SPO R MIX", "SPKVOL R Switch", "SPKVOL R" },
3255 { "SPK Amp", NULL, "SPO L MIX" },
3256 { "SPK Amp", NULL, "SPO R MIX" },
3257 { "SPK Amp", NULL, "SYS CLK DET" },
3258 { "SPO Playback", "Switch", "SPK Amp" },
3259 { "SPOL", NULL, "SPO Playback" },
3260 { "SPOR", NULL, "SPO Playback" },
3262 { "MONOVOL", "Switch", "MONOVOL MIX" },
3263 { "Mono MIX", "DAC L2 Switch", "DAC L2" },
3264 { "Mono MIX", "MONOVOL Switch", "MONOVOL" },
3265 { "Mono Amp", NULL, "Mono MIX" },
3266 { "Mono Amp", NULL, "Mono Vref" },
3267 { "Mono Amp", NULL, "SYS CLK DET" },
3268 { "Mono Playback", "Switch", "Mono Amp" },
3269 { "MONOOUT", NULL, "Mono Playback" },
3271 { "HP Amp", NULL, "DAC L1" },
3272 { "HP Amp", NULL, "DAC R1" },
3273 { "HP Amp", NULL, "Charge Pump" },
3274 { "HP Amp", NULL, "SYS CLK DET" },
3275 { "HPO L Playback", "Switch", "HP Amp"},
3276 { "HPO R Playback", "Switch", "HP Amp"},
3277 { "HPOL", NULL, "HPO L Playback" },
3278 { "HPOR", NULL, "HPO R Playback" },
3280 { "OUTVOL L", "Switch", "OUT MIXL" },
3281 { "OUTVOL R", "Switch", "OUT MIXR" },
3282 { "LOUT L MIX", "DAC L2 Switch", "DAC L2" },
3283 { "LOUT L MIX", "OUTVOL L Switch", "OUTVOL L" },
3284 { "LOUT R MIX", "DAC R2 Switch", "DAC R2" },
3285 { "LOUT R MIX", "OUTVOL R Switch", "OUTVOL R" },
3286 { "LOUT Amp", NULL, "LOUT L MIX" },
3287 { "LOUT Amp", NULL, "LOUT R MIX" },
3288 { "LOUT Amp", NULL, "Charge Pump" },
3289 { "LOUT Amp", NULL, "SYS CLK DET" },
3290 { "LOUT L Playback", "Switch", "LOUT Amp" },
3291 { "LOUT R Playback", "Switch", "LOUT Amp" },
3292 { "LOUTL", NULL, "LOUT L Playback" },
3293 { "LOUTR", NULL, "LOUT R Playback" },
3295 { "PDM L Mux", "Mono DAC", "Mono DAC MIXL" },
3296 { "PDM L Mux", "Stereo DAC", "Stereo DAC MIXL" },
3297 { "PDM L Mux", NULL, "PDM Power" },
3298 { "PDM R Mux", "Mono DAC", "Mono DAC MIXR" },
3299 { "PDM R Mux", "Stereo DAC", "Stereo DAC MIXR" },
3300 { "PDM R Mux", NULL, "PDM Power" },
3301 { "PDM L Playback", "Switch", "PDM L Mux" },
3302 { "PDM R Playback", "Switch", "PDM R Mux" },
3303 { "PDML", NULL, "PDM L Playback" },
3304 { "PDMR", NULL, "PDM R Playback" },
3306 { "SPDIF Mux", "IF3_DAC", "IF3 DAC" },
3307 { "SPDIF Mux", "IF2_DAC", "IF2 DAC" },
3308 { "SPDIF Mux", "IF1_DAC2", "IF1 DAC2" },
3309 { "SPDIF Mux", "IF1_DAC1", "IF1 DAC1" },
3310 { "SPDIF", NULL, "SPDIF Mux" },
3313 static int rt5659_hw_params(struct snd_pcm_substream *substream,
3314 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
3316 struct snd_soc_component *component = dai->component;
3317 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3318 unsigned int val_len = 0, val_clk, mask_clk;
3319 int pre_div, frame_size;
3321 rt5659->lrck[dai->id] = params_rate(params);
3322 pre_div = rl6231_get_clk_info(rt5659->sysclk, rt5659->lrck[dai->id]);
3324 dev_err(component->dev, "Unsupported clock setting %d for DAI %d\n",
3325 rt5659->lrck[dai->id], dai->id);
3328 frame_size = snd_soc_params_to_frame_size(params);
3329 if (frame_size < 0) {
3330 dev_err(component->dev, "Unsupported frame size: %d\n", frame_size);
3334 dev_dbg(dai->dev, "lrck is %dHz and pre_div is %d for iis %d\n",
3335 rt5659->lrck[dai->id], pre_div, dai->id);
3337 switch (params_width(params)) {
3341 val_len |= RT5659_I2S_DL_20;
3344 val_len |= RT5659_I2S_DL_24;
3347 val_len |= RT5659_I2S_DL_8;
3355 mask_clk = RT5659_I2S_PD1_MASK;
3356 val_clk = pre_div << RT5659_I2S_PD1_SFT;
3357 snd_soc_component_update_bits(component, RT5659_I2S1_SDP,
3358 RT5659_I2S_DL_MASK, val_len);
3361 mask_clk = RT5659_I2S_PD2_MASK;
3362 val_clk = pre_div << RT5659_I2S_PD2_SFT;
3363 snd_soc_component_update_bits(component, RT5659_I2S2_SDP,
3364 RT5659_I2S_DL_MASK, val_len);
3367 mask_clk = RT5659_I2S_PD3_MASK;
3368 val_clk = pre_div << RT5659_I2S_PD3_SFT;
3369 snd_soc_component_update_bits(component, RT5659_I2S3_SDP,
3370 RT5659_I2S_DL_MASK, val_len);
3373 dev_err(component->dev, "Invalid dai->id: %d\n", dai->id);
3377 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1, mask_clk, val_clk);
3379 switch (rt5659->lrck[dai->id]) {
3381 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
3382 RT5659_DAC_OSR_MASK, RT5659_DAC_OSR_32);
3385 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
3386 RT5659_DAC_OSR_MASK, RT5659_DAC_OSR_64);
3389 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
3390 RT5659_DAC_OSR_MASK, RT5659_DAC_OSR_128);
3397 static int rt5659_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)
3399 struct snd_soc_component *component = dai->component;
3400 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3401 unsigned int reg_val = 0;
3403 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
3404 case SND_SOC_DAIFMT_CBM_CFM:
3405 rt5659->master[dai->id] = 1;
3407 case SND_SOC_DAIFMT_CBS_CFS:
3408 reg_val |= RT5659_I2S_MS_S;
3409 rt5659->master[dai->id] = 0;
3415 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
3416 case SND_SOC_DAIFMT_NB_NF:
3418 case SND_SOC_DAIFMT_IB_NF:
3419 reg_val |= RT5659_I2S_BP_INV;
3425 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
3426 case SND_SOC_DAIFMT_I2S:
3428 case SND_SOC_DAIFMT_LEFT_J:
3429 reg_val |= RT5659_I2S_DF_LEFT;
3431 case SND_SOC_DAIFMT_DSP_A:
3432 reg_val |= RT5659_I2S_DF_PCM_A;
3434 case SND_SOC_DAIFMT_DSP_B:
3435 reg_val |= RT5659_I2S_DF_PCM_B;
3443 snd_soc_component_update_bits(component, RT5659_I2S1_SDP,
3444 RT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |
3445 RT5659_I2S_DF_MASK, reg_val);
3448 snd_soc_component_update_bits(component, RT5659_I2S2_SDP,
3449 RT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |
3450 RT5659_I2S_DF_MASK, reg_val);
3453 snd_soc_component_update_bits(component, RT5659_I2S3_SDP,
3454 RT5659_I2S_MS_MASK | RT5659_I2S_BP_MASK |
3455 RT5659_I2S_DF_MASK, reg_val);
3458 dev_err(component->dev, "Invalid dai->id: %d\n", dai->id);
3464 static int rt5659_set_component_sysclk(struct snd_soc_component *component, int clk_id,
3465 int source, unsigned int freq, int dir)
3467 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3468 unsigned int reg_val = 0;
3470 if (freq == rt5659->sysclk && clk_id == rt5659->sysclk_src)
3474 case RT5659_SCLK_S_MCLK:
3475 reg_val |= RT5659_SCLK_SRC_MCLK;
3477 case RT5659_SCLK_S_PLL1:
3478 reg_val |= RT5659_SCLK_SRC_PLL1;
3480 case RT5659_SCLK_S_RCCLK:
3481 reg_val |= RT5659_SCLK_SRC_RCCLK;
3484 dev_err(component->dev, "Invalid clock id (%d)\n", clk_id);
3487 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3488 RT5659_SCLK_SRC_MASK, reg_val);
3489 rt5659->sysclk = freq;
3490 rt5659->sysclk_src = clk_id;
3492 dev_dbg(component->dev, "Sysclk is %dHz and clock id is %d\n",
3498 static int rt5659_set_component_pll(struct snd_soc_component *component, int pll_id,
3499 int source, unsigned int freq_in,
3500 unsigned int freq_out)
3502 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3503 struct rl6231_pll_code pll_code;
3506 if (source == rt5659->pll_src && freq_in == rt5659->pll_in &&
3507 freq_out == rt5659->pll_out)
3510 if (!freq_in || !freq_out) {
3511 dev_dbg(component->dev, "PLL disabled\n");
3514 rt5659->pll_out = 0;
3515 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3516 RT5659_SCLK_SRC_MASK, RT5659_SCLK_SRC_MCLK);
3521 case RT5659_PLL1_S_MCLK:
3522 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3523 RT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_MCLK);
3525 case RT5659_PLL1_S_BCLK1:
3526 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3527 RT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK1);
3529 case RT5659_PLL1_S_BCLK2:
3530 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3531 RT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK2);
3533 case RT5659_PLL1_S_BCLK3:
3534 snd_soc_component_update_bits(component, RT5659_GLB_CLK,
3535 RT5659_PLL1_SRC_MASK, RT5659_PLL1_SRC_BCLK3);
3538 dev_err(component->dev, "Unknown PLL source %d\n", source);
3542 ret = rl6231_pll_calc(freq_in, freq_out, &pll_code);
3544 dev_err(component->dev, "Unsupport input clock %d\n", freq_in);
3548 dev_dbg(component->dev, "bypass=%d m=%d n=%d k=%d\n",
3549 pll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),
3550 pll_code.n_code, pll_code.k_code);
3552 snd_soc_component_write(component, RT5659_PLL_CTRL_1,
3553 pll_code.n_code << RT5659_PLL_N_SFT | pll_code.k_code);
3554 snd_soc_component_write(component, RT5659_PLL_CTRL_2,
3555 (pll_code.m_bp ? 0 : pll_code.m_code) << RT5659_PLL_M_SFT |
3556 pll_code.m_bp << RT5659_PLL_M_BP_SFT);
3558 rt5659->pll_in = freq_in;
3559 rt5659->pll_out = freq_out;
3560 rt5659->pll_src = source;
3565 static int rt5659_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,
3566 unsigned int rx_mask, int slots, int slot_width)
3568 struct snd_soc_component *component = dai->component;
3569 unsigned int val = 0;
3571 if (rx_mask || tx_mask)
3593 switch (slot_width) {
3612 snd_soc_component_update_bits(component, RT5659_TDM_CTRL_1, 0x8ff0, val);
3617 static int rt5659_set_bclk_ratio(struct snd_soc_dai *dai, unsigned int ratio)
3619 struct snd_soc_component *component = dai->component;
3620 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3622 dev_dbg(component->dev, "%s ratio=%d\n", __func__, ratio);
3624 rt5659->bclk[dai->id] = ratio;
3629 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
3630 RT5659_I2S_BCLK_MS2_MASK,
3631 RT5659_I2S_BCLK_MS2_64);
3634 snd_soc_component_update_bits(component, RT5659_ADDA_CLK_1,
3635 RT5659_I2S_BCLK_MS3_MASK,
3636 RT5659_I2S_BCLK_MS3_64);
3644 static int rt5659_set_bias_level(struct snd_soc_component *component,
3645 enum snd_soc_bias_level level)
3647 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
3648 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3652 case SND_SOC_BIAS_PREPARE:
3653 regmap_update_bits(rt5659->regmap, RT5659_DIG_MISC,
3654 RT5659_DIG_GATE_CTRL, RT5659_DIG_GATE_CTRL);
3655 regmap_update_bits(rt5659->regmap, RT5659_PWR_DIG_1,
3656 RT5659_PWR_LDO, RT5659_PWR_LDO);
3657 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
3658 RT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2,
3659 RT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2);
3661 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
3662 RT5659_PWR_FV1 | RT5659_PWR_FV2,
3663 RT5659_PWR_FV1 | RT5659_PWR_FV2);
3666 case SND_SOC_BIAS_STANDBY:
3667 if (dapm->bias_level == SND_SOC_BIAS_OFF) {
3668 ret = clk_prepare_enable(rt5659->mclk);
3670 dev_err(component->dev,
3671 "failed to enable MCLK: %d\n", ret);
3677 case SND_SOC_BIAS_OFF:
3678 regmap_update_bits(rt5659->regmap, RT5659_PWR_DIG_1,
3680 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
3681 RT5659_PWR_MB | RT5659_PWR_VREF1 | RT5659_PWR_VREF2
3682 | RT5659_PWR_FV1 | RT5659_PWR_FV2,
3683 RT5659_PWR_MB | RT5659_PWR_VREF2);
3684 regmap_update_bits(rt5659->regmap, RT5659_DIG_MISC,
3685 RT5659_DIG_GATE_CTRL, 0);
3686 clk_disable_unprepare(rt5659->mclk);
3696 static int rt5659_probe(struct snd_soc_component *component)
3698 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3700 rt5659->component = component;
3705 static void rt5659_remove(struct snd_soc_component *component)
3707 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3709 regmap_write(rt5659->regmap, RT5659_RESET, 0);
3713 static int rt5659_suspend(struct snd_soc_component *component)
3715 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3717 regcache_cache_only(rt5659->regmap, true);
3718 regcache_mark_dirty(rt5659->regmap);
3722 static int rt5659_resume(struct snd_soc_component *component)
3724 struct rt5659_priv *rt5659 = snd_soc_component_get_drvdata(component);
3726 regcache_cache_only(rt5659->regmap, false);
3727 regcache_sync(rt5659->regmap);
3732 #define rt5659_suspend NULL
3733 #define rt5659_resume NULL
3736 #define RT5659_STEREO_RATES SNDRV_PCM_RATE_8000_192000
3737 #define RT5659_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
3738 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)
3740 static const struct snd_soc_dai_ops rt5659_aif_dai_ops = {
3741 .hw_params = rt5659_hw_params,
3742 .set_fmt = rt5659_set_dai_fmt,
3743 .set_tdm_slot = rt5659_set_tdm_slot,
3744 .set_bclk_ratio = rt5659_set_bclk_ratio,
3747 static struct snd_soc_dai_driver rt5659_dai[] = {
3749 .name = "rt5659-aif1",
3752 .stream_name = "AIF1 Playback",
3755 .rates = RT5659_STEREO_RATES,
3756 .formats = RT5659_FORMATS,
3759 .stream_name = "AIF1 Capture",
3762 .rates = RT5659_STEREO_RATES,
3763 .formats = RT5659_FORMATS,
3765 .ops = &rt5659_aif_dai_ops,
3768 .name = "rt5659-aif2",
3771 .stream_name = "AIF2 Playback",
3774 .rates = RT5659_STEREO_RATES,
3775 .formats = RT5659_FORMATS,
3778 .stream_name = "AIF2 Capture",
3781 .rates = RT5659_STEREO_RATES,
3782 .formats = RT5659_FORMATS,
3784 .ops = &rt5659_aif_dai_ops,
3787 .name = "rt5659-aif3",
3790 .stream_name = "AIF3 Playback",
3793 .rates = RT5659_STEREO_RATES,
3794 .formats = RT5659_FORMATS,
3797 .stream_name = "AIF3 Capture",
3800 .rates = RT5659_STEREO_RATES,
3801 .formats = RT5659_FORMATS,
3803 .ops = &rt5659_aif_dai_ops,
3807 static const struct snd_soc_component_driver soc_component_dev_rt5659 = {
3808 .probe = rt5659_probe,
3809 .remove = rt5659_remove,
3810 .suspend = rt5659_suspend,
3811 .resume = rt5659_resume,
3812 .set_bias_level = rt5659_set_bias_level,
3813 .controls = rt5659_snd_controls,
3814 .num_controls = ARRAY_SIZE(rt5659_snd_controls),
3815 .dapm_widgets = rt5659_dapm_widgets,
3816 .num_dapm_widgets = ARRAY_SIZE(rt5659_dapm_widgets),
3817 .dapm_routes = rt5659_dapm_routes,
3818 .num_dapm_routes = ARRAY_SIZE(rt5659_dapm_routes),
3819 .set_sysclk = rt5659_set_component_sysclk,
3820 .set_pll = rt5659_set_component_pll,
3821 .use_pmdown_time = 1,
3823 .non_legacy_dai_naming = 1,
3827 static const struct regmap_config rt5659_regmap = {
3830 .max_register = 0x0400,
3831 .volatile_reg = rt5659_volatile_register,
3832 .readable_reg = rt5659_readable_register,
3833 .cache_type = REGCACHE_RBTREE,
3834 .reg_defaults = rt5659_reg,
3835 .num_reg_defaults = ARRAY_SIZE(rt5659_reg),
3838 static const struct i2c_device_id rt5659_i2c_id[] = {
3843 MODULE_DEVICE_TABLE(i2c, rt5659_i2c_id);
3845 static int rt5659_parse_dt(struct rt5659_priv *rt5659, struct device *dev)
3847 rt5659->pdata.in1_diff = device_property_read_bool(dev,
3848 "realtek,in1-differential");
3849 rt5659->pdata.in3_diff = device_property_read_bool(dev,
3850 "realtek,in3-differential");
3851 rt5659->pdata.in4_diff = device_property_read_bool(dev,
3852 "realtek,in4-differential");
3855 device_property_read_u32(dev, "realtek,dmic1-data-pin",
3856 &rt5659->pdata.dmic1_data_pin);
3857 device_property_read_u32(dev, "realtek,dmic2-data-pin",
3858 &rt5659->pdata.dmic2_data_pin);
3859 device_property_read_u32(dev, "realtek,jd-src",
3860 &rt5659->pdata.jd_src);
3865 static void rt5659_calibrate(struct rt5659_priv *rt5659)
3869 /* Calibrate HPO Start */
3870 /* Fine tune HP Performance */
3871 regmap_write(rt5659->regmap, RT5659_BIAS_CUR_CTRL_8, 0xa502);
3872 regmap_write(rt5659->regmap, RT5659_CHOP_DAC, 0x3030);
3874 regmap_write(rt5659->regmap, RT5659_PRE_DIV_1, 0xef00);
3875 regmap_write(rt5659->regmap, RT5659_PRE_DIV_2, 0xeffc);
3876 regmap_write(rt5659->regmap, RT5659_MICBIAS_2, 0x0280);
3877 regmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x0001);
3878 regmap_write(rt5659->regmap, RT5659_GLB_CLK, 0x8000);
3880 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xaa7e);
3882 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xfe7e);
3884 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0004);
3885 regmap_write(rt5659->regmap, RT5659_PWR_DIG_2, 0x0400);
3887 regmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0080);
3888 usleep_range(10000, 10005);
3889 regmap_write(rt5659->regmap, RT5659_DEPOP_1, 0x0009);
3891 regmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0f80);
3893 regmap_write(rt5659->regmap, RT5659_HP_CHARGE_PUMP_1, 0x0e16);
3896 /* Enalbe K ADC Power And Clock */
3897 regmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0505);
3899 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0184);
3900 regmap_write(rt5659->regmap, RT5659_CALIB_ADC_CTRL, 0x3c05);
3901 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c1);
3904 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);
3905 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x5100);
3906 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0014);
3907 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0xd100);
3910 /* Manual K ADC Offset */
3911 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);
3912 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x4900);
3913 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0016);
3914 regmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_1,
3919 regmap_read(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, &value);
3921 usleep_range(10000, 10005);
3926 dev_err(rt5659->component->dev,
3927 "HP Calibration 1 Failure\n");
3934 /* Manual K Internal Path Offset */
3935 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x2cc1);
3936 regmap_write(rt5659->regmap, RT5659_HP_VOL, 0x0000);
3937 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, 0x4500);
3938 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x001f);
3939 regmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_1,
3944 regmap_read(rt5659->regmap, RT5659_HP_CALIB_CTRL_1, &value);
3946 usleep_range(10000, 10005);
3951 dev_err(rt5659->component->dev,
3952 "HP Calibration 2 Failure\n");
3959 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_7, 0x0000);
3960 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c0);
3961 /* Calibrate HPO End */
3963 /* Calibrate SPO Start */
3964 regmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x2021);
3965 regmap_write(rt5659->regmap, RT5659_CLASSD_CTRL_1, 0x0260);
3966 regmap_write(rt5659->regmap, RT5659_PWR_MIXER, 0x3000);
3967 regmap_write(rt5659->regmap, RT5659_PWR_VOL, 0xc000);
3968 regmap_write(rt5659->regmap, RT5659_A_DAC_MUX, 0x000c);
3969 regmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x8000);
3970 regmap_write(rt5659->regmap, RT5659_SPO_VOL, 0x0808);
3971 regmap_write(rt5659->regmap, RT5659_SPK_L_MIXER, 0x001e);
3972 regmap_write(rt5659->regmap, RT5659_SPK_R_MIXER, 0x001e);
3973 regmap_write(rt5659->regmap, RT5659_CLASSD_1, 0x0803);
3974 regmap_write(rt5659->regmap, RT5659_CLASSD_2, 0x0554);
3975 regmap_write(rt5659->regmap, RT5659_SPO_AMP_GAIN, 0x1103);
3977 /* Enalbe K ADC Power And Clock */
3978 regmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0909);
3979 regmap_update_bits(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x0001,
3982 /* Start Calibration */
3983 regmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x0000);
3984 regmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x0021);
3985 regmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_1, 0x3e80);
3986 regmap_update_bits(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_1,
3991 regmap_read(rt5659->regmap,
3992 RT5659_SPK_DC_CAILB_CTRL_1, &value);
3994 usleep_range(10000, 10005);
3999 dev_err(rt5659->component->dev,
4000 "SPK Calibration Failure\n");
4006 /* Calibrate SPO End */
4008 /* Calibrate MONO Start */
4009 regmap_write(rt5659->regmap, RT5659_DIG_MISC, 0x0000);
4010 regmap_write(rt5659->regmap, RT5659_MONOMIX_IN_GAIN, 0x021f);
4011 regmap_write(rt5659->regmap, RT5659_MONO_OUT, 0x480a);
4012 /* MONO NG2 GAIN 5dB */
4013 regmap_write(rt5659->regmap, RT5659_MONO_GAIN, 0x0003);
4014 regmap_write(rt5659->regmap, RT5659_MONO_NG2_CTRL_5, 0x0009);
4016 /* Start Calibration */
4017 regmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x000f);
4018 regmap_write(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e00);
4019 regmap_update_bits(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1,
4024 regmap_read(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1,
4027 usleep_range(10000, 10005);
4032 dev_err(rt5659->component->dev,
4033 "Mono Calibration Failure\n");
4040 regmap_write(rt5659->regmap, RT5659_SPK_DC_CAILB_CTRL_3, 0x0003);
4041 /* Calibrate MONO End */
4044 regmap_write(rt5659->regmap, RT5659_CAL_REC, 0x0808);
4045 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_3, 0x0000);
4046 regmap_write(rt5659->regmap, RT5659_CALIB_ADC_CTRL, 0x2005);
4047 regmap_write(rt5659->regmap, RT5659_HP_CALIB_CTRL_2, 0x20c0);
4048 regmap_write(rt5659->regmap, RT5659_DEPOP_1, 0x0000);
4049 regmap_write(rt5659->regmap, RT5659_CLASSD_1, 0x0011);
4050 regmap_write(rt5659->regmap, RT5659_CLASSD_2, 0x0150);
4051 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0xfe3e);
4052 regmap_write(rt5659->regmap, RT5659_MONO_OUT, 0xc80a);
4053 regmap_write(rt5659->regmap, RT5659_MONO_AMP_CALIB_CTRL_1, 0x1e04);
4054 regmap_write(rt5659->regmap, RT5659_PWR_MIXER, 0x0000);
4055 regmap_write(rt5659->regmap, RT5659_PWR_VOL, 0x0000);
4056 regmap_write(rt5659->regmap, RT5659_PWR_DIG_1, 0x0000);
4057 regmap_write(rt5659->regmap, RT5659_PWR_DIG_2, 0x0000);
4058 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_1, 0x003e);
4059 regmap_write(rt5659->regmap, RT5659_CLASSD_CTRL_1, 0x0060);
4060 regmap_write(rt5659->regmap, RT5659_CLASSD_0, 0x2021);
4061 regmap_write(rt5659->regmap, RT5659_GLB_CLK, 0x0000);
4062 regmap_write(rt5659->regmap, RT5659_MICBIAS_2, 0x0080);
4063 regmap_write(rt5659->regmap, RT5659_HP_VOL, 0x8080);
4064 regmap_write(rt5659->regmap, RT5659_HP_CHARGE_PUMP_1, 0x0c16);
4067 static void rt5659_intel_hd_header_probe_setup(struct rt5659_priv *rt5659)
4071 regmap_read(rt5659->regmap, RT5659_GPIO_STA, &value);
4072 if (!(value & 0x8)) {
4073 rt5659->hda_hp_plugged = true;
4074 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,
4077 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_1,
4081 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
4082 RT5659_PWR_VREF2 | RT5659_PWR_MB,
4083 RT5659_PWR_VREF2 | RT5659_PWR_MB);
4085 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
4086 RT5659_PWR_FV2, RT5659_PWR_FV2);
4088 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_3, RT5659_PWR_LDO2,
4090 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_2, RT5659_PWR_MB1,
4092 regmap_update_bits(rt5659->regmap, RT5659_PWR_VOL, RT5659_PWR_MIC_DET,
4093 RT5659_PWR_MIC_DET);
4096 regmap_update_bits(rt5659->regmap, RT5659_4BTN_IL_CMD_2,
4097 RT5659_4BTN_IL_MASK, RT5659_4BTN_IL_EN);
4098 regmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);
4099 regmap_write(rt5659->regmap, RT5659_4BTN_IL_CMD_1, value);
4100 regmap_read(rt5659->regmap, RT5659_4BTN_IL_CMD_1, &value);
4102 if (value & 0x2000) {
4103 rt5659->hda_mic_plugged = true;
4104 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,
4107 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,
4111 regmap_update_bits(rt5659->regmap, RT5659_IRQ_CTRL_2,
4112 RT5659_IL_IRQ_MASK, RT5659_IL_IRQ_EN);
4115 static int rt5659_i2c_probe(struct i2c_client *i2c,
4116 const struct i2c_device_id *id)
4118 struct rt5659_platform_data *pdata = dev_get_platdata(&i2c->dev);
4119 struct rt5659_priv *rt5659;
4123 rt5659 = devm_kzalloc(&i2c->dev, sizeof(struct rt5659_priv),
4129 i2c_set_clientdata(i2c, rt5659);
4132 rt5659->pdata = *pdata;
4134 rt5659_parse_dt(rt5659, &i2c->dev);
4136 rt5659->gpiod_ldo1_en = devm_gpiod_get_optional(&i2c->dev, "ldo1-en",
4138 if (IS_ERR(rt5659->gpiod_ldo1_en))
4139 dev_warn(&i2c->dev, "Request ldo1-en GPIO failed\n");
4141 rt5659->gpiod_reset = devm_gpiod_get_optional(&i2c->dev, "reset",
4144 /* Sleep for 300 ms miniumum */
4147 rt5659->regmap = devm_regmap_init_i2c(i2c, &rt5659_regmap);
4148 if (IS_ERR(rt5659->regmap)) {
4149 ret = PTR_ERR(rt5659->regmap);
4150 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
4155 regmap_read(rt5659->regmap, RT5659_DEVICE_ID, &val);
4156 if (val != DEVICE_ID) {
4158 "Device with ID register %x is not rt5659\n", val);
4162 regmap_write(rt5659->regmap, RT5659_RESET, 0);
4164 /* Check if MCLK provided */
4165 rt5659->mclk = devm_clk_get(&i2c->dev, "mclk");
4166 if (IS_ERR(rt5659->mclk)) {
4167 if (PTR_ERR(rt5659->mclk) != -ENOENT)
4168 return PTR_ERR(rt5659->mclk);
4169 /* Otherwise mark the mclk pointer to NULL */
4170 rt5659->mclk = NULL;
4173 rt5659_calibrate(rt5659);
4175 /* line in diff mode*/
4176 if (rt5659->pdata.in1_diff)
4177 regmap_update_bits(rt5659->regmap, RT5659_IN1_IN2,
4178 RT5659_IN1_DF_MASK, RT5659_IN1_DF_MASK);
4179 if (rt5659->pdata.in3_diff)
4180 regmap_update_bits(rt5659->regmap, RT5659_IN3_IN4,
4181 RT5659_IN3_DF_MASK, RT5659_IN3_DF_MASK);
4182 if (rt5659->pdata.in4_diff)
4183 regmap_update_bits(rt5659->regmap, RT5659_IN3_IN4,
4184 RT5659_IN4_DF_MASK, RT5659_IN4_DF_MASK);
4187 if (rt5659->pdata.dmic1_data_pin != RT5659_DMIC1_NULL ||
4188 rt5659->pdata.dmic2_data_pin != RT5659_DMIC2_NULL) {
4189 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4190 RT5659_GP2_PIN_MASK, RT5659_GP2_PIN_DMIC1_SCL);
4192 switch (rt5659->pdata.dmic1_data_pin) {
4193 case RT5659_DMIC1_DATA_IN2N:
4194 regmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,
4195 RT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_IN2N);
4198 case RT5659_DMIC1_DATA_GPIO5:
4199 regmap_update_bits(rt5659->regmap,
4201 RT5659_I2S2_PIN_MASK,
4202 RT5659_I2S2_PIN_GPIO);
4203 regmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,
4204 RT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO5);
4205 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4206 RT5659_GP5_PIN_MASK, RT5659_GP5_PIN_DMIC1_SDA);
4209 case RT5659_DMIC1_DATA_GPIO9:
4210 regmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,
4211 RT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO9);
4212 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4213 RT5659_GP9_PIN_MASK, RT5659_GP9_PIN_DMIC1_SDA);
4216 case RT5659_DMIC1_DATA_GPIO11:
4217 regmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,
4218 RT5659_DMIC_1_DP_MASK, RT5659_DMIC_1_DP_GPIO11);
4219 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4220 RT5659_GP11_PIN_MASK,
4221 RT5659_GP11_PIN_DMIC1_SDA);
4225 dev_dbg(&i2c->dev, "no DMIC1\n");
4229 switch (rt5659->pdata.dmic2_data_pin) {
4230 case RT5659_DMIC2_DATA_IN2P:
4231 regmap_update_bits(rt5659->regmap,
4233 RT5659_DMIC_2_DP_MASK,
4234 RT5659_DMIC_2_DP_IN2P);
4237 case RT5659_DMIC2_DATA_GPIO6:
4238 regmap_update_bits(rt5659->regmap,
4240 RT5659_DMIC_2_DP_MASK,
4241 RT5659_DMIC_2_DP_GPIO6);
4242 regmap_update_bits(rt5659->regmap,
4244 RT5659_GP6_PIN_MASK,
4245 RT5659_GP6_PIN_DMIC2_SDA);
4248 case RT5659_DMIC2_DATA_GPIO10:
4249 regmap_update_bits(rt5659->regmap,
4251 RT5659_DMIC_2_DP_MASK,
4252 RT5659_DMIC_2_DP_GPIO10);
4253 regmap_update_bits(rt5659->regmap,
4255 RT5659_GP10_PIN_MASK,
4256 RT5659_GP10_PIN_DMIC2_SDA);
4259 case RT5659_DMIC2_DATA_GPIO12:
4260 regmap_update_bits(rt5659->regmap,
4262 RT5659_DMIC_2_DP_MASK,
4263 RT5659_DMIC_2_DP_GPIO12);
4264 regmap_update_bits(rt5659->regmap,
4266 RT5659_GP12_PIN_MASK,
4267 RT5659_GP12_PIN_DMIC2_SDA);
4271 dev_dbg(&i2c->dev, "no DMIC2\n");
4276 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4277 RT5659_GP2_PIN_MASK | RT5659_GP5_PIN_MASK |
4278 RT5659_GP9_PIN_MASK | RT5659_GP11_PIN_MASK |
4279 RT5659_GP6_PIN_MASK | RT5659_GP10_PIN_MASK |
4280 RT5659_GP12_PIN_MASK,
4281 RT5659_GP2_PIN_GPIO2 | RT5659_GP5_PIN_GPIO5 |
4282 RT5659_GP9_PIN_GPIO9 | RT5659_GP11_PIN_GPIO11 |
4283 RT5659_GP6_PIN_GPIO6 | RT5659_GP10_PIN_GPIO10 |
4284 RT5659_GP12_PIN_GPIO12);
4285 regmap_update_bits(rt5659->regmap, RT5659_DMIC_CTRL_1,
4286 RT5659_DMIC_1_DP_MASK | RT5659_DMIC_2_DP_MASK,
4287 RT5659_DMIC_1_DP_IN2N | RT5659_DMIC_2_DP_IN2P);
4290 switch (rt5659->pdata.jd_src) {
4292 regmap_write(rt5659->regmap, RT5659_EJD_CTRL_1, 0xa880);
4293 regmap_write(rt5659->regmap, RT5659_RC_CLK_CTRL, 0x9000);
4294 regmap_write(rt5659->regmap, RT5659_GPIO_CTRL_1, 0xc800);
4295 regmap_update_bits(rt5659->regmap, RT5659_PWR_ANLG_1,
4296 RT5659_PWR_MB, RT5659_PWR_MB);
4297 regmap_write(rt5659->regmap, RT5659_PWR_ANLG_2, 0x0001);
4298 regmap_write(rt5659->regmap, RT5659_IRQ_CTRL_2, 0x0040);
4299 INIT_DELAYED_WORK(&rt5659->jack_detect_work,
4300 rt5659_jack_detect_work);
4302 case RT5659_JD_HDA_HEADER:
4303 regmap_write(rt5659->regmap, RT5659_GPIO_CTRL_3, 0x8000);
4304 regmap_write(rt5659->regmap, RT5659_RC_CLK_CTRL, 0x0900);
4305 regmap_write(rt5659->regmap, RT5659_EJD_CTRL_1, 0x70c0);
4306 regmap_write(rt5659->regmap, RT5659_JD_CTRL_1, 0x2000);
4307 regmap_write(rt5659->regmap, RT5659_IRQ_CTRL_1, 0x0040);
4308 INIT_DELAYED_WORK(&rt5659->jack_detect_work,
4309 rt5659_jack_detect_intel_hd_header);
4310 rt5659_intel_hd_header_probe_setup(rt5659);
4317 ret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL,
4318 rt5659_irq, IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING
4319 | IRQF_ONESHOT, "rt5659", rt5659);
4321 dev_err(&i2c->dev, "Failed to reguest IRQ: %d\n", ret);
4323 /* Enable IRQ output for GPIO1 pin any way */
4324 regmap_update_bits(rt5659->regmap, RT5659_GPIO_CTRL_1,
4325 RT5659_GP1_PIN_MASK, RT5659_GP1_PIN_IRQ);
4328 return devm_snd_soc_register_component(&i2c->dev,
4329 &soc_component_dev_rt5659,
4330 rt5659_dai, ARRAY_SIZE(rt5659_dai));
4333 static void rt5659_i2c_shutdown(struct i2c_client *client)
4335 struct rt5659_priv *rt5659 = i2c_get_clientdata(client);
4337 regmap_write(rt5659->regmap, RT5659_RESET, 0);
4341 static const struct of_device_id rt5659_of_match[] = {
4342 { .compatible = "realtek,rt5658", },
4343 { .compatible = "realtek,rt5659", },
4346 MODULE_DEVICE_TABLE(of, rt5659_of_match);
4350 static const struct acpi_device_id rt5659_acpi_match[] = {
4355 MODULE_DEVICE_TABLE(acpi, rt5659_acpi_match);
4358 static struct i2c_driver rt5659_i2c_driver = {
4361 .of_match_table = of_match_ptr(rt5659_of_match),
4362 .acpi_match_table = ACPI_PTR(rt5659_acpi_match),
4364 .probe = rt5659_i2c_probe,
4365 .shutdown = rt5659_i2c_shutdown,
4366 .id_table = rt5659_i2c_id,
4368 module_i2c_driver(rt5659_i2c_driver);
4370 MODULE_DESCRIPTION("ASoC RT5659 driver");
4371 MODULE_AUTHOR("Bard Liao <bardliao@realtek.com>");
4372 MODULE_LICENSE("GPL v2");
projects / linux-2.6-microblaze.git / blob