1 // SPDX-License-Identifier: GPL-2.0
3 * rt1011.c -- rt1011 ALSA SoC amplifier component driver
5 * Copyright(c) 2019 Realtek Semiconductor Corp.
7 * Author: Shuming Fan <shumingf@realtek.com>
11 #include <linux/module.h>
12 #include <linux/moduleparam.h>
13 #include <linux/init.h>
14 #include <linux/delay.h>
16 #include <linux/gpio.h>
17 #include <linux/i2c.h>
18 #include <linux/acpi.h>
19 #include <linux/regmap.h>
20 #include <linux/of_gpio.h>
21 #include <linux/platform_device.h>
22 #include <linux/firmware.h>
23 #include <sound/core.h>
24 #include <sound/pcm.h>
25 #include <sound/pcm_params.h>
26 #include <sound/soc.h>
27 #include <sound/soc-dapm.h>
28 #include <sound/initval.h>
29 #include <sound/tlv.h>
34 static int rt1011_calibrate(struct rt1011_priv *rt1011,
35 unsigned char cali_flag);
37 static const struct reg_sequence init_list[] = {
39 { RT1011_POWER_9, 0xa840 },
41 { RT1011_ADC_SET_5, 0x0a20 },
42 { RT1011_DAC_SET_2, 0xa032 },
43 { RT1011_ADC_SET_1, 0x2925 },
45 { RT1011_SPK_PRO_DC_DET_1, 0xb00c },
46 { RT1011_SPK_PRO_DC_DET_2, 0xcccc },
48 { RT1011_A_TIMING_1, 0x6054 },
50 { RT1011_POWER_7, 0x3e55 },
51 { RT1011_POWER_8, 0x0520 },
52 { RT1011_BOOST_CON_1, 0xe188 },
53 { RT1011_POWER_4, 0x16f2 },
55 { RT1011_CROSS_BQ_SET_1, 0x0004 },
56 { RT1011_SIL_DET, 0xc313 },
57 { RT1011_SINE_GEN_REG_1, 0x0707 },
59 { RT1011_DC_CALIB_CLASSD_3, 0xcb00 },
61 { RT1011_DAC_SET_1, 0xe702 },
62 { RT1011_DAC_SET_3, 0x2004 },
64 #define RT1011_INIT_REG_LEN ARRAY_SIZE(init_list)
66 static const struct reg_default rt1011_reg[] = {
683 static int rt1011_reg_init(struct snd_soc_component *component)
685 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
687 regmap_multi_reg_write(rt1011->regmap, init_list, RT1011_INIT_REG_LEN);
691 static bool rt1011_volatile_register(struct device *dev, unsigned int reg)
698 case RT1011_VERSION_ID:
699 case RT1011_VENDOR_ID:
700 case RT1011_DEVICE_ID:
702 case RT1011_DAC_SET_3:
704 case RT1011_SPK_VOL_TEST_OUT:
705 case RT1011_VBAT_VOL_DET_1:
706 case RT1011_VBAT_TEST_OUT_1:
707 case RT1011_VBAT_TEST_OUT_2:
708 case RT1011_VBAT_PROTECTION:
709 case RT1011_VBAT_DET:
710 case RT1011_BOOST_CON_1:
711 case RT1011_SHORT_CIRCUIT_DET_1:
712 case RT1011_SPK_TEMP_PROTECT_3:
713 case RT1011_SPK_TEMP_PROTECT_6:
714 case RT1011_SPK_PRO_DC_DET_3:
715 case RT1011_SPK_PRO_DC_DET_7:
716 case RT1011_SPK_PRO_DC_DET_8:
719 case RT1011_EXCUR_PROTECT_1:
720 case RT1011_CROSS_BQ_SET_1:
721 case RT1011_CROSS_BQ_SET_2:
722 case RT1011_BQ_SET_0:
723 case RT1011_BQ_SET_1:
724 case RT1011_BQ_SET_2:
725 case RT1011_TEST_PAD_STATUS:
726 case RT1011_DC_CALIB_CLASSD_1:
727 case RT1011_DC_CALIB_CLASSD_5:
728 case RT1011_DC_CALIB_CLASSD_6:
729 case RT1011_DC_CALIB_CLASSD_7:
730 case RT1011_DC_CALIB_CLASSD_8:
731 case RT1011_SINE_GEN_REG_2:
732 case RT1011_STP_CALIB_RS_TEMP:
733 case RT1011_SPK_RESISTANCE_1:
734 case RT1011_SPK_RESISTANCE_2:
735 case RT1011_SPK_THERMAL:
736 case RT1011_ALC_BK_GAIN_O:
737 case RT1011_ALC_BK_GAIN_O_PRE:
738 case RT1011_SPK_DC_O_23_16:
739 case RT1011_SPK_DC_O_15_0:
740 case RT1011_INIT_RECIPROCAL_SYN_24_16:
741 case RT1011_INIT_RECIPROCAL_SYN_15_0:
742 case RT1011_SPK_EXCURSION_23_16:
743 case RT1011_SPK_EXCURSION_15_0:
744 case RT1011_SEP_MAIN_OUT_23_16:
745 case RT1011_SEP_MAIN_OUT_15_0:
746 case RT1011_ALC_DRC_HB_INTERNAL_5:
747 case RT1011_ALC_DRC_HB_INTERNAL_6:
748 case RT1011_ALC_DRC_HB_INTERNAL_7:
749 case RT1011_ALC_DRC_BB_INTERNAL_5:
750 case RT1011_ALC_DRC_BB_INTERNAL_6:
751 case RT1011_ALC_DRC_BB_INTERNAL_7:
752 case RT1011_ALC_DRC_POS_INTERNAL_5:
753 case RT1011_ALC_DRC_POS_INTERNAL_6:
754 case RT1011_ALC_DRC_POS_INTERNAL_7:
755 case RT1011_ALC_DRC_POS_INTERNAL_8:
756 case RT1011_ALC_DRC_POS_INTERNAL_9:
757 case RT1011_ALC_DRC_POS_INTERNAL_10:
758 case RT1011_ALC_DRC_POS_INTERNAL_11:
760 case RT1011_EFUSE_CONTROL_1:
761 case RT1011_EFUSE_CONTROL_2:
762 case RT1011_EFUSE_MATCH_DONE ... RT1011_EFUSE_READ_R0_3_15_0:
770 static bool rt1011_readable_register(struct device *dev, unsigned int reg)
785 case RT1011_PRIV_INDEX:
786 case RT1011_PRIV_DATA:
787 case RT1011_CUSTOMER_ID:
789 case RT1011_VERSION_ID:
790 case RT1011_VENDOR_ID:
791 case RT1011_DEVICE_ID:
792 case RT1011_DUM_RW_0:
794 case RT1011_DUM_RW_1:
796 case RT1011_MAN_I2C_DEV:
797 case RT1011_DAC_SET_1:
798 case RT1011_DAC_SET_2:
799 case RT1011_DAC_SET_3:
801 case RT1011_ADC_SET_1:
802 case RT1011_ADC_SET_2:
803 case RT1011_ADC_SET_3:
804 case RT1011_ADC_SET_4:
805 case RT1011_ADC_SET_5:
806 case RT1011_TDM_TOTAL_SET:
807 case RT1011_TDM1_SET_TCON:
808 case RT1011_TDM1_SET_1:
809 case RT1011_TDM1_SET_2:
810 case RT1011_TDM1_SET_3:
811 case RT1011_TDM1_SET_4:
812 case RT1011_TDM1_SET_5:
813 case RT1011_TDM2_SET_1:
814 case RT1011_TDM2_SET_2:
815 case RT1011_TDM2_SET_3:
816 case RT1011_TDM2_SET_4:
817 case RT1011_TDM2_SET_5:
821 case RT1011_ADRC_LIMIT:
823 case RT1011_A_TIMING_1:
824 case RT1011_A_TIMING_2:
825 case RT1011_A_TEMP_SEN:
826 case RT1011_SPK_VOL_DET_1:
827 case RT1011_SPK_VOL_DET_2:
828 case RT1011_SPK_VOL_TEST_OUT:
829 case RT1011_VBAT_VOL_DET_1:
830 case RT1011_VBAT_VOL_DET_2:
831 case RT1011_VBAT_TEST_OUT_1:
832 case RT1011_VBAT_TEST_OUT_2:
833 case RT1011_VBAT_PROTECTION:
834 case RT1011_VBAT_DET:
844 case RT1011_CLASS_D_POS:
845 case RT1011_BOOST_CON_1:
846 case RT1011_BOOST_CON_2:
847 case RT1011_ANALOG_CTRL:
848 case RT1011_POWER_SEQ:
849 case RT1011_SHORT_CIRCUIT_DET_1:
850 case RT1011_SHORT_CIRCUIT_DET_2:
851 case RT1011_SPK_TEMP_PROTECT_0:
852 case RT1011_SPK_TEMP_PROTECT_1:
853 case RT1011_SPK_TEMP_PROTECT_2:
854 case RT1011_SPK_TEMP_PROTECT_3:
855 case RT1011_SPK_TEMP_PROTECT_4:
856 case RT1011_SPK_TEMP_PROTECT_5:
857 case RT1011_SPK_TEMP_PROTECT_6:
858 case RT1011_SPK_TEMP_PROTECT_7:
859 case RT1011_SPK_TEMP_PROTECT_8:
860 case RT1011_SPK_TEMP_PROTECT_9:
861 case RT1011_SPK_PRO_DC_DET_1:
862 case RT1011_SPK_PRO_DC_DET_2:
863 case RT1011_SPK_PRO_DC_DET_3:
864 case RT1011_SPK_PRO_DC_DET_4:
865 case RT1011_SPK_PRO_DC_DET_5:
866 case RT1011_SPK_PRO_DC_DET_6:
867 case RT1011_SPK_PRO_DC_DET_7:
868 case RT1011_SPK_PRO_DC_DET_8:
873 case RT1011_THER_FOLD_BACK_1:
874 case RT1011_THER_FOLD_BACK_2:
875 case RT1011_EXCUR_PROTECT_1:
876 case RT1011_EXCUR_PROTECT_2:
877 case RT1011_EXCUR_PROTECT_3:
878 case RT1011_EXCUR_PROTECT_4:
879 case RT1011_BAT_GAIN_1:
880 case RT1011_BAT_GAIN_2:
881 case RT1011_BAT_GAIN_3:
882 case RT1011_BAT_GAIN_4:
883 case RT1011_BAT_GAIN_5:
884 case RT1011_BAT_GAIN_6:
885 case RT1011_BAT_GAIN_7:
886 case RT1011_BAT_GAIN_8:
887 case RT1011_BAT_GAIN_9:
888 case RT1011_BAT_GAIN_10:
889 case RT1011_BAT_GAIN_11:
890 case RT1011_BAT_RT_THMAX_1:
891 case RT1011_BAT_RT_THMAX_2:
892 case RT1011_BAT_RT_THMAX_3:
893 case RT1011_BAT_RT_THMAX_4:
894 case RT1011_BAT_RT_THMAX_5:
895 case RT1011_BAT_RT_THMAX_6:
896 case RT1011_BAT_RT_THMAX_7:
897 case RT1011_BAT_RT_THMAX_8:
898 case RT1011_BAT_RT_THMAX_9:
899 case RT1011_BAT_RT_THMAX_10:
900 case RT1011_BAT_RT_THMAX_11:
901 case RT1011_BAT_RT_THMAX_12:
902 case RT1011_SPREAD_SPECTURM:
903 case RT1011_PRO_GAIN_MODE:
904 case RT1011_RT_DRC_CROSS:
905 case RT1011_RT_DRC_HB_1:
906 case RT1011_RT_DRC_HB_2:
907 case RT1011_RT_DRC_HB_3:
908 case RT1011_RT_DRC_HB_4:
909 case RT1011_RT_DRC_HB_5:
910 case RT1011_RT_DRC_HB_6:
911 case RT1011_RT_DRC_HB_7:
912 case RT1011_RT_DRC_HB_8:
913 case RT1011_RT_DRC_BB_1:
914 case RT1011_RT_DRC_BB_2:
915 case RT1011_RT_DRC_BB_3:
916 case RT1011_RT_DRC_BB_4:
917 case RT1011_RT_DRC_BB_5:
918 case RT1011_RT_DRC_BB_6:
919 case RT1011_RT_DRC_BB_7:
920 case RT1011_RT_DRC_BB_8:
921 case RT1011_RT_DRC_POS_1:
922 case RT1011_RT_DRC_POS_2:
923 case RT1011_RT_DRC_POS_3:
924 case RT1011_RT_DRC_POS_4:
925 case RT1011_RT_DRC_POS_5:
926 case RT1011_RT_DRC_POS_6:
927 case RT1011_RT_DRC_POS_7:
928 case RT1011_RT_DRC_POS_8:
929 case RT1011_CROSS_BQ_SET_1:
930 case RT1011_CROSS_BQ_SET_2:
931 case RT1011_BQ_SET_0:
932 case RT1011_BQ_SET_1:
933 case RT1011_BQ_SET_2:
934 case RT1011_BQ_PRE_GAIN_28_16:
935 case RT1011_BQ_PRE_GAIN_15_0:
936 case RT1011_BQ_POST_GAIN_28_16:
937 case RT1011_BQ_POST_GAIN_15_0:
938 case RT1011_BQ_H0_28_16 ... RT1011_BQ_A2_15_0:
939 case RT1011_BQ_1_H0_28_16 ... RT1011_BQ_1_A2_15_0:
940 case RT1011_BQ_2_H0_28_16 ... RT1011_BQ_2_A2_15_0:
941 case RT1011_BQ_3_H0_28_16 ... RT1011_BQ_3_A2_15_0:
942 case RT1011_BQ_4_H0_28_16 ... RT1011_BQ_4_A2_15_0:
943 case RT1011_BQ_5_H0_28_16 ... RT1011_BQ_5_A2_15_0:
944 case RT1011_BQ_6_H0_28_16 ... RT1011_BQ_6_A2_15_0:
945 case RT1011_BQ_7_H0_28_16 ... RT1011_BQ_7_A2_15_0:
946 case RT1011_BQ_8_H0_28_16 ... RT1011_BQ_8_A2_15_0:
947 case RT1011_BQ_9_H0_28_16 ... RT1011_BQ_9_A2_15_0:
948 case RT1011_BQ_10_H0_28_16 ... RT1011_BQ_10_A2_15_0:
949 case RT1011_TEST_PAD_STATUS ... RT1011_PLL_INTERNAL_SET:
950 case RT1011_TEST_OUT_1 ... RT1011_TEST_OUT_3:
951 case RT1011_DC_CALIB_CLASSD_1 ... RT1011_DC_CALIB_CLASSD_10:
952 case RT1011_CLASSD_INTERNAL_SET_1 ... RT1011_VREF_LV_1:
953 case RT1011_SMART_BOOST_TIMING_1 ... RT1011_SMART_BOOST_TIMING_36:
954 case RT1011_SINE_GEN_REG_1 ... RT1011_SINE_GEN_REG_3:
955 case RT1011_STP_INITIAL_RS_TEMP ... RT1011_SPK_THERMAL:
956 case RT1011_STP_OTP_TH ... RT1011_INIT_RECIPROCAL_SYN_15_0:
957 case RT1011_STP_BQ_1_A1_L_28_16 ... RT1011_STP_BQ_1_H0_R_15_0:
958 case RT1011_STP_BQ_2_A1_L_28_16 ... RT1011_SEP_RE_REG_15_0:
959 case RT1011_DRC_CF_PARAMS_1 ... RT1011_DRC_CF_PARAMS_12:
960 case RT1011_ALC_DRC_HB_INTERNAL_1 ... RT1011_ALC_DRC_HB_INTERNAL_7:
961 case RT1011_ALC_DRC_BB_INTERNAL_1 ... RT1011_ALC_DRC_BB_INTERNAL_7:
962 case RT1011_ALC_DRC_POS_INTERNAL_1 ... RT1011_ALC_DRC_POS_INTERNAL_8:
963 case RT1011_ALC_DRC_POS_INTERNAL_9 ... RT1011_BQ_1_PARAMS_CHECK_5:
964 case RT1011_BQ_2_PARAMS_CHECK_1 ... RT1011_BQ_2_PARAMS_CHECK_5:
965 case RT1011_BQ_3_PARAMS_CHECK_1 ... RT1011_BQ_3_PARAMS_CHECK_5:
966 case RT1011_BQ_4_PARAMS_CHECK_1 ... RT1011_BQ_4_PARAMS_CHECK_5:
967 case RT1011_BQ_5_PARAMS_CHECK_1 ... RT1011_BQ_5_PARAMS_CHECK_5:
968 case RT1011_BQ_6_PARAMS_CHECK_1 ... RT1011_BQ_6_PARAMS_CHECK_5:
969 case RT1011_BQ_7_PARAMS_CHECK_1 ... RT1011_BQ_7_PARAMS_CHECK_5:
970 case RT1011_BQ_8_PARAMS_CHECK_1 ... RT1011_BQ_8_PARAMS_CHECK_5:
971 case RT1011_BQ_9_PARAMS_CHECK_1 ... RT1011_BQ_9_PARAMS_CHECK_5:
972 case RT1011_BQ_10_PARAMS_CHECK_1 ... RT1011_BQ_10_PARAMS_CHECK_5:
973 case RT1011_IRQ_1 ... RT1011_PART_NUMBER_EFUSE:
974 case RT1011_EFUSE_CONTROL_1 ... RT1011_EFUSE_READ_R0_3_15_0:
981 static const char * const rt1011_din_source_select[] = {
984 "Left + Right average",
987 static SOC_ENUM_SINGLE_DECL(rt1011_din_source_enum, RT1011_CROSS_BQ_SET_1, 5,
988 rt1011_din_source_select);
990 static const char * const rt1011_tdm_data_out_select[] = {
991 "TDM_O_LR", "BQ1", "DVOL", "BQ10", "ALC", "DMIX", "ADC_SRC_LR",
992 "ADC_O_LR", "ADC_MONO", "RSPK_BPF_LR", "DMIX_ADD", "ENVELOPE_FS",
993 "SEP_O_GAIN", "ALC_BK_GAIN", "STP_V_C", "DMIX_ABST"
996 static const char * const rt1011_tdm_l_ch_data_select[] = {
997 "Slot0", "Slot1", "Slot2", "Slot3", "Slot4", "Slot5", "Slot6", "Slot7"
999 static SOC_ENUM_SINGLE_DECL(rt1011_tdm1_l_dac1_enum, RT1011_TDM1_SET_4, 12,
1000 rt1011_tdm_l_ch_data_select);
1001 static SOC_ENUM_SINGLE_DECL(rt1011_tdm2_l_dac1_enum, RT1011_TDM2_SET_4, 12,
1002 rt1011_tdm_l_ch_data_select);
1004 static SOC_ENUM_SINGLE_DECL(rt1011_tdm1_adc1_dat_enum,
1005 RT1011_ADCDAT_OUT_SOURCE, 0, rt1011_tdm_data_out_select);
1006 static SOC_ENUM_SINGLE_DECL(rt1011_tdm1_adc1_loc_enum, RT1011_TDM1_SET_2, 0,
1007 rt1011_tdm_l_ch_data_select);
1009 static const char * const rt1011_adc_data_mode_select[] = {
1012 static SOC_ENUM_SINGLE_DECL(rt1011_adc_dout_mode_enum, RT1011_TDM1_SET_1, 12,
1013 rt1011_adc_data_mode_select);
1015 static const char * const rt1011_tdm_adc_data_len_control[] = {
1016 "1CH", "2CH", "3CH", "4CH", "5CH", "6CH", "7CH", "8CH"
1018 static SOC_ENUM_SINGLE_DECL(rt1011_tdm1_dout_len_enum, RT1011_TDM1_SET_2, 13,
1019 rt1011_tdm_adc_data_len_control);
1020 static SOC_ENUM_SINGLE_DECL(rt1011_tdm2_dout_len_enum, RT1011_TDM2_SET_2, 13,
1021 rt1011_tdm_adc_data_len_control);
1023 static const char * const rt1011_tdm_adc_swap_select[] = {
1024 "L/R", "R/L", "L/L", "R/R"
1027 static SOC_ENUM_SINGLE_DECL(rt1011_tdm_adc1_1_enum, RT1011_TDM1_SET_3, 6,
1028 rt1011_tdm_adc_swap_select);
1029 static SOC_ENUM_SINGLE_DECL(rt1011_tdm_adc2_1_enum, RT1011_TDM1_SET_3, 4,
1030 rt1011_tdm_adc_swap_select);
1032 static void rt1011_reset(struct regmap *regmap)
1034 regmap_write(regmap, RT1011_RESET, 0);
1037 static int rt1011_recv_spk_mode_get(struct snd_kcontrol *kcontrol,
1038 struct snd_ctl_elem_value *ucontrol)
1040 struct snd_soc_component *component =
1041 snd_soc_kcontrol_component(kcontrol);
1042 struct rt1011_priv *rt1011 =
1043 snd_soc_component_get_drvdata(component);
1045 ucontrol->value.integer.value[0] = rt1011->recv_spk_mode;
1050 static int rt1011_recv_spk_mode_put(struct snd_kcontrol *kcontrol,
1051 struct snd_ctl_elem_value *ucontrol)
1053 struct snd_soc_component *component =
1054 snd_soc_kcontrol_component(kcontrol);
1055 struct rt1011_priv *rt1011 =
1056 snd_soc_component_get_drvdata(component);
1058 if (ucontrol->value.integer.value[0] == rt1011->recv_spk_mode)
1061 if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {
1062 rt1011->recv_spk_mode = ucontrol->value.integer.value[0];
1064 if (rt1011->recv_spk_mode) {
1066 /* 1: recevier mode on */
1067 snd_soc_component_update_bits(component,
1068 RT1011_CLASSD_INTERNAL_SET_3,
1069 RT1011_REG_GAIN_CLASSD_RI_SPK_MASK,
1070 RT1011_REG_GAIN_CLASSD_RI_410K);
1071 snd_soc_component_update_bits(component,
1072 RT1011_CLASSD_INTERNAL_SET_1,
1073 RT1011_RECV_MODE_SPK_MASK,
1076 /* 0: speaker mode on */
1077 snd_soc_component_update_bits(component,
1078 RT1011_CLASSD_INTERNAL_SET_3,
1079 RT1011_REG_GAIN_CLASSD_RI_SPK_MASK,
1080 RT1011_REG_GAIN_CLASSD_RI_72P5K);
1081 snd_soc_component_update_bits(component,
1082 RT1011_CLASSD_INTERNAL_SET_1,
1083 RT1011_RECV_MODE_SPK_MASK,
1091 static bool rt1011_validate_bq_drc_coeff(unsigned short reg)
1093 if ((reg == RT1011_DAC_SET_1) |
1094 (reg >= RT1011_ADC_SET && reg <= RT1011_ADC_SET_1) |
1095 (reg == RT1011_ADC_SET_4) | (reg == RT1011_ADC_SET_5) |
1096 (reg == RT1011_MIXER_1) |
1097 (reg == RT1011_A_TIMING_1) | (reg >= RT1011_POWER_7 &&
1098 reg <= RT1011_POWER_8) |
1099 (reg == RT1011_CLASS_D_POS) | (reg == RT1011_ANALOG_CTRL) |
1100 (reg >= RT1011_SPK_TEMP_PROTECT_0 &&
1101 reg <= RT1011_SPK_TEMP_PROTECT_6) |
1102 (reg >= RT1011_SPK_PRO_DC_DET_5 && reg <= RT1011_BAT_GAIN_1) |
1103 (reg >= RT1011_RT_DRC_CROSS && reg <= RT1011_RT_DRC_POS_8) |
1104 (reg >= RT1011_CROSS_BQ_SET_1 && reg <= RT1011_BQ_10_A2_15_0) |
1105 (reg >= RT1011_SMART_BOOST_TIMING_1 &&
1106 reg <= RT1011_SMART_BOOST_TIMING_36) |
1107 (reg == RT1011_SINE_GEN_REG_1) |
1108 (reg >= RT1011_STP_ALPHA_RECIPROCAL_MSB &&
1109 reg <= RT1011_BQ_6_PARAMS_CHECK_5) |
1110 (reg >= RT1011_BQ_7_PARAMS_CHECK_1 &&
1111 reg <= RT1011_BQ_10_PARAMS_CHECK_5))
1117 static int rt1011_bq_drc_coeff_get(struct snd_kcontrol *kcontrol,
1118 struct snd_ctl_elem_value *ucontrol)
1120 struct snd_soc_component *component =
1121 snd_soc_kcontrol_component(kcontrol);
1122 struct rt1011_priv *rt1011 =
1123 snd_soc_component_get_drvdata(component);
1124 struct rt1011_bq_drc_params *bq_drc_info;
1125 struct rt1011_bq_drc_params *params =
1126 (struct rt1011_bq_drc_params *)ucontrol->value.integer.value;
1127 unsigned int i, mode_idx = 0;
1129 if (strstr(ucontrol->id.name, "AdvanceMode Initial Set"))
1130 mode_idx = RT1011_ADVMODE_INITIAL_SET;
1131 else if (strstr(ucontrol->id.name, "AdvanceMode SEP BQ Coeff"))
1132 mode_idx = RT1011_ADVMODE_SEP_BQ_COEFF;
1133 else if (strstr(ucontrol->id.name, "AdvanceMode EQ BQ Coeff"))
1134 mode_idx = RT1011_ADVMODE_EQ_BQ_COEFF;
1135 else if (strstr(ucontrol->id.name, "AdvanceMode BQ UI Coeff"))
1136 mode_idx = RT1011_ADVMODE_BQ_UI_COEFF;
1137 else if (strstr(ucontrol->id.name, "AdvanceMode SmartBoost Coeff"))
1138 mode_idx = RT1011_ADVMODE_SMARTBOOST_COEFF;
1142 pr_info("%s, id.name=%s, mode_idx=%d\n", __func__,
1143 ucontrol->id.name, mode_idx);
1144 bq_drc_info = rt1011->bq_drc_params[mode_idx];
1146 for (i = 0; i < RT1011_BQ_DRC_NUM; i++) {
1147 params[i].reg = bq_drc_info[i].reg;
1148 params[i].val = bq_drc_info[i].val;
1154 static int rt1011_bq_drc_coeff_put(struct snd_kcontrol *kcontrol,
1155 struct snd_ctl_elem_value *ucontrol)
1157 struct snd_soc_component *component =
1158 snd_soc_kcontrol_component(kcontrol);
1159 struct rt1011_priv *rt1011 =
1160 snd_soc_component_get_drvdata(component);
1161 struct rt1011_bq_drc_params *bq_drc_info;
1162 struct rt1011_bq_drc_params *params =
1163 (struct rt1011_bq_drc_params *)ucontrol->value.integer.value;
1164 unsigned int i, mode_idx = 0;
1166 if (!component->card->instantiated)
1169 if (strstr(ucontrol->id.name, "AdvanceMode Initial Set"))
1170 mode_idx = RT1011_ADVMODE_INITIAL_SET;
1171 else if (strstr(ucontrol->id.name, "AdvanceMode SEP BQ Coeff"))
1172 mode_idx = RT1011_ADVMODE_SEP_BQ_COEFF;
1173 else if (strstr(ucontrol->id.name, "AdvanceMode EQ BQ Coeff"))
1174 mode_idx = RT1011_ADVMODE_EQ_BQ_COEFF;
1175 else if (strstr(ucontrol->id.name, "AdvanceMode BQ UI Coeff"))
1176 mode_idx = RT1011_ADVMODE_BQ_UI_COEFF;
1177 else if (strstr(ucontrol->id.name, "AdvanceMode SmartBoost Coeff"))
1178 mode_idx = RT1011_ADVMODE_SMARTBOOST_COEFF;
1182 bq_drc_info = rt1011->bq_drc_params[mode_idx];
1183 memset(bq_drc_info, 0,
1184 sizeof(struct rt1011_bq_drc_params) * RT1011_BQ_DRC_NUM);
1186 pr_info("%s, id.name=%s, mode_idx=%d\n", __func__,
1187 ucontrol->id.name, mode_idx);
1188 for (i = 0; i < RT1011_BQ_DRC_NUM; i++) {
1189 bq_drc_info[i].reg = params[i].reg;
1190 bq_drc_info[i].val = params[i].val;
1193 for (i = 0; i < RT1011_BQ_DRC_NUM; i++) {
1194 if (bq_drc_info[i].reg == 0)
1196 else if (rt1011_validate_bq_drc_coeff(bq_drc_info[i].reg)) {
1197 snd_soc_component_write(component, bq_drc_info[i].reg,
1198 bq_drc_info[i].val);
1205 static int rt1011_bq_drc_info(struct snd_kcontrol *kcontrol,
1206 struct snd_ctl_elem_info *uinfo)
1208 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1210 uinfo->value.integer.max = 0x17ffffff;
1215 #define RT1011_BQ_DRC(xname) \
1216 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1217 .info = rt1011_bq_drc_info, \
1218 .get = rt1011_bq_drc_coeff_get, \
1219 .put = rt1011_bq_drc_coeff_put \
1222 static int rt1011_r0_cali_get(struct snd_kcontrol *kcontrol,
1223 struct snd_ctl_elem_value *ucontrol)
1225 struct snd_soc_component *component = snd_kcontrol_chip(kcontrol);
1226 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1228 ucontrol->value.integer.value[0] = rt1011->cali_done;
1233 static int rt1011_r0_cali_put(struct snd_kcontrol *kcontrol,
1234 struct snd_ctl_elem_value *ucontrol)
1236 struct snd_soc_component *component = snd_kcontrol_chip(kcontrol);
1237 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1239 if (!component->card->instantiated)
1242 rt1011->cali_done = 0;
1243 if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF &&
1244 ucontrol->value.integer.value[0])
1245 rt1011_calibrate(rt1011, 1);
1250 static int rt1011_r0_load(struct rt1011_priv *rt1011)
1252 if (!rt1011->r0_reg)
1255 /* write R0 to register */
1256 regmap_write(rt1011->regmap, RT1011_INIT_RECIPROCAL_REG_24_16,
1257 ((rt1011->r0_reg>>16) & 0x1ff));
1258 regmap_write(rt1011->regmap, RT1011_INIT_RECIPROCAL_REG_15_0,
1259 (rt1011->r0_reg & 0xffff));
1260 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_4, 0x4080);
1265 static int rt1011_r0_load_mode_get(struct snd_kcontrol *kcontrol,
1266 struct snd_ctl_elem_value *ucontrol)
1268 struct snd_soc_component *component = snd_kcontrol_chip(kcontrol);
1269 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1271 ucontrol->value.integer.value[0] = rt1011->r0_reg;
1276 static int rt1011_r0_load_mode_put(struct snd_kcontrol *kcontrol,
1277 struct snd_ctl_elem_value *ucontrol)
1279 struct snd_soc_component *component = snd_kcontrol_chip(kcontrol);
1280 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1282 unsigned int r0_integer, r0_factor, format;
1284 if (ucontrol->value.integer.value[0] == rt1011->r0_reg)
1287 if (!component->card->instantiated)
1290 if (ucontrol->value.integer.value[0] == 0)
1293 dev = regmap_get_device(rt1011->regmap);
1294 if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {
1295 rt1011->r0_reg = ucontrol->value.integer.value[0];
1297 format = 2147483648U; /* 2^24 * 128 */
1298 r0_integer = format / rt1011->r0_reg / 128;
1299 r0_factor = ((format / rt1011->r0_reg * 100) / 128)
1300 - (r0_integer * 100);
1301 dev_info(dev, "New r0 resistance about %d.%02d ohm, reg=0x%X\n",
1302 r0_integer, r0_factor, rt1011->r0_reg);
1305 rt1011_r0_load(rt1011);
1311 static int rt1011_r0_load_info(struct snd_kcontrol *kcontrol,
1312 struct snd_ctl_elem_info *uinfo)
1314 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1316 uinfo->value.integer.max = 0x1ffffff;
1321 #define RT1011_R0_LOAD(xname) \
1322 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1323 .info = rt1011_r0_load_info, \
1324 .get = rt1011_r0_load_mode_get, \
1325 .put = rt1011_r0_load_mode_put \
1328 static const struct snd_kcontrol_new rt1011_snd_controls[] = {
1329 /* I2S Data In Selection */
1330 SOC_ENUM("DIN Source", rt1011_din_source_enum),
1332 /* TDM Data In Selection */
1333 SOC_ENUM("TDM1 DIN Source", rt1011_tdm1_l_dac1_enum),
1334 SOC_ENUM("TDM2 DIN Source", rt1011_tdm2_l_dac1_enum),
1336 /* TDM1 Data Out Selection */
1337 SOC_ENUM("TDM1 DOUT Source", rt1011_tdm1_adc1_dat_enum),
1338 SOC_ENUM("TDM1 DOUT Location", rt1011_tdm1_adc1_loc_enum),
1339 SOC_ENUM("TDM1 ADC1DAT Swap Select", rt1011_tdm_adc1_1_enum),
1340 SOC_ENUM("TDM1 ADC2DAT Swap Select", rt1011_tdm_adc2_1_enum),
1343 SOC_ENUM("I2S ADC DOUT Mode", rt1011_adc_dout_mode_enum),
1344 SOC_ENUM("TDM1 DOUT Length", rt1011_tdm1_dout_len_enum),
1345 SOC_ENUM("TDM2 DOUT Length", rt1011_tdm2_dout_len_enum),
1347 /* Speaker/Receiver Mode */
1348 SOC_SINGLE_EXT("RECV SPK Mode", SND_SOC_NOPM, 0, 1, 0,
1349 rt1011_recv_spk_mode_get, rt1011_recv_spk_mode_put),
1351 /* BiQuad/DRC/SmartBoost Settings */
1352 RT1011_BQ_DRC("AdvanceMode Initial Set"),
1353 RT1011_BQ_DRC("AdvanceMode SEP BQ Coeff"),
1354 RT1011_BQ_DRC("AdvanceMode EQ BQ Coeff"),
1355 RT1011_BQ_DRC("AdvanceMode BQ UI Coeff"),
1356 RT1011_BQ_DRC("AdvanceMode SmartBoost Coeff"),
1359 SOC_SINGLE_EXT("R0 Calibration", SND_SOC_NOPM, 0, 1, 0,
1360 rt1011_r0_cali_get, rt1011_r0_cali_put),
1361 RT1011_R0_LOAD("R0 Load Mode"),
1363 /* R0 temperature */
1364 SOC_SINGLE("R0 Temperature", RT1011_STP_INITIAL_RESISTANCE_TEMP,
1368 static int rt1011_is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,
1369 struct snd_soc_dapm_widget *sink)
1371 struct snd_soc_component *component =
1372 snd_soc_dapm_to_component(source->dapm);
1373 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1375 if (rt1011->sysclk_src == RT1011_FS_SYS_PRE_S_PLL1)
1381 static int rt1011_dac_event(struct snd_soc_dapm_widget *w,
1382 struct snd_kcontrol *kcontrol, int event)
1384 struct snd_soc_component *component =
1385 snd_soc_dapm_to_component(w->dapm);
1388 case SND_SOC_DAPM_POST_PMU:
1389 snd_soc_component_update_bits(component,
1390 RT1011_SPK_TEMP_PROTECT_0,
1391 RT1011_STP_EN_MASK | RT1011_STP_RS_CLB_EN_MASK,
1392 RT1011_STP_EN | RT1011_STP_RS_CLB_EN);
1393 snd_soc_component_update_bits(component, RT1011_POWER_9,
1394 RT1011_POW_MNL_SDB_MASK, RT1011_POW_MNL_SDB);
1396 snd_soc_component_update_bits(component,
1397 RT1011_CLASSD_INTERNAL_SET_1,
1398 RT1011_DRIVER_READY_SPK, RT1011_DRIVER_READY_SPK);
1400 case SND_SOC_DAPM_PRE_PMD:
1401 snd_soc_component_update_bits(component, RT1011_POWER_9,
1402 RT1011_POW_MNL_SDB_MASK, 0);
1403 snd_soc_component_update_bits(component,
1404 RT1011_SPK_TEMP_PROTECT_0,
1405 RT1011_STP_EN_MASK | RT1011_STP_RS_CLB_EN_MASK, 0);
1407 snd_soc_component_update_bits(component,
1408 RT1011_CLASSD_INTERNAL_SET_1,
1409 RT1011_DRIVER_READY_SPK, 0);
1420 static const struct snd_soc_dapm_widget rt1011_dapm_widgets[] = {
1421 SND_SOC_DAPM_SUPPLY("LDO2", RT1011_POWER_1,
1422 RT1011_POW_LDO2_BIT, 0, NULL, 0),
1423 SND_SOC_DAPM_SUPPLY("ISENSE SPK", RT1011_POWER_1,
1424 RT1011_POW_ISENSE_SPK_BIT, 0, NULL, 0),
1425 SND_SOC_DAPM_SUPPLY("VSENSE SPK", RT1011_POWER_1,
1426 RT1011_POW_VSENSE_SPK_BIT, 0, NULL, 0),
1428 SND_SOC_DAPM_SUPPLY("PLL", RT1011_POWER_2,
1429 RT1011_PLLEN_BIT, 0, NULL, 0),
1430 SND_SOC_DAPM_SUPPLY("BG", RT1011_POWER_2,
1431 RT1011_POW_BG_BIT, 0, NULL, 0),
1432 SND_SOC_DAPM_SUPPLY("BG MBIAS", RT1011_POWER_2,
1433 RT1011_POW_BG_MBIAS_LV_BIT, 0, NULL, 0),
1435 SND_SOC_DAPM_SUPPLY("DET VBAT", RT1011_POWER_3,
1436 RT1011_POW_DET_VBAT_BIT, 0, NULL, 0),
1437 SND_SOC_DAPM_SUPPLY("MBIAS", RT1011_POWER_3,
1438 RT1011_POW_MBIAS_LV_BIT, 0, NULL, 0),
1439 SND_SOC_DAPM_SUPPLY("ADC I", RT1011_POWER_3,
1440 RT1011_POW_ADC_I_BIT, 0, NULL, 0),
1441 SND_SOC_DAPM_SUPPLY("ADC V", RT1011_POWER_3,
1442 RT1011_POW_ADC_V_BIT, 0, NULL, 0),
1443 SND_SOC_DAPM_SUPPLY("ADC T", RT1011_POWER_3,
1444 RT1011_POW_ADC_T_BIT, 0, NULL, 0),
1445 SND_SOC_DAPM_SUPPLY("DITHER ADC T", RT1011_POWER_3,
1446 RT1011_POWD_ADC_T_BIT, 0, NULL, 0),
1447 SND_SOC_DAPM_SUPPLY("MIX I", RT1011_POWER_3,
1448 RT1011_POW_MIX_I_BIT, 0, NULL, 0),
1449 SND_SOC_DAPM_SUPPLY("MIX V", RT1011_POWER_3,
1450 RT1011_POW_MIX_V_BIT, 0, NULL, 0),
1451 SND_SOC_DAPM_SUPPLY("SUM I", RT1011_POWER_3,
1452 RT1011_POW_SUM_I_BIT, 0, NULL, 0),
1453 SND_SOC_DAPM_SUPPLY("SUM V", RT1011_POWER_3,
1454 RT1011_POW_SUM_V_BIT, 0, NULL, 0),
1455 SND_SOC_DAPM_SUPPLY("MIX T", RT1011_POWER_3,
1456 RT1011_POW_MIX_T_BIT, 0, NULL, 0),
1457 SND_SOC_DAPM_SUPPLY("VREF", RT1011_POWER_3,
1458 RT1011_POW_VREF_LV_BIT, 0, NULL, 0),
1460 SND_SOC_DAPM_SUPPLY("BOOST SWR", RT1011_POWER_4,
1461 RT1011_POW_EN_SWR_BIT, 0, NULL, 0),
1462 SND_SOC_DAPM_SUPPLY("BGOK SWR", RT1011_POWER_4,
1463 RT1011_POW_EN_PASS_BGOK_SWR_BIT, 0, NULL, 0),
1464 SND_SOC_DAPM_SUPPLY("VPOK SWR", RT1011_POWER_4,
1465 RT1011_POW_EN_PASS_VPOK_SWR_BIT, 0, NULL, 0),
1467 SND_SOC_DAPM_SUPPLY("TEMP REG", RT1011_A_TEMP_SEN,
1468 RT1011_POW_TEMP_REG_BIT, 0, NULL, 0),
1470 /* Audio Interface */
1471 SND_SOC_DAPM_AIF_IN("AIF1RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0),
1472 /* Digital Interface */
1473 SND_SOC_DAPM_SUPPLY("DAC Power", RT1011_POWER_1,
1474 RT1011_POW_DAC_BIT, 0, NULL, 0),
1475 SND_SOC_DAPM_SUPPLY("CLK12M", RT1011_POWER_1,
1476 RT1011_POW_CLK12M_BIT, 0, NULL, 0),
1477 SND_SOC_DAPM_DAC_E("DAC", NULL, RT1011_DAC_SET_3,
1478 RT1011_DA_MUTE_EN_SFT, 1, rt1011_dac_event,
1479 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
1482 SND_SOC_DAPM_OUTPUT("SPO"),
1485 static const struct snd_soc_dapm_route rt1011_dapm_routes[] = {
1487 { "DAC", NULL, "AIF1RX" },
1488 { "DAC", NULL, "DAC Power" },
1489 { "DAC", NULL, "LDO2" },
1490 { "DAC", NULL, "ISENSE SPK" },
1491 { "DAC", NULL, "VSENSE SPK" },
1492 { "DAC", NULL, "CLK12M" },
1494 { "DAC", NULL, "PLL", rt1011_is_sys_clk_from_pll },
1495 { "DAC", NULL, "BG" },
1496 { "DAC", NULL, "BG MBIAS" },
1498 { "DAC", NULL, "BOOST SWR" },
1499 { "DAC", NULL, "BGOK SWR" },
1500 { "DAC", NULL, "VPOK SWR" },
1502 { "DAC", NULL, "DET VBAT" },
1503 { "DAC", NULL, "MBIAS" },
1504 { "DAC", NULL, "VREF" },
1505 { "DAC", NULL, "ADC I" },
1506 { "DAC", NULL, "ADC V" },
1507 { "DAC", NULL, "ADC T" },
1508 { "DAC", NULL, "DITHER ADC T" },
1509 { "DAC", NULL, "MIX I" },
1510 { "DAC", NULL, "MIX V" },
1511 { "DAC", NULL, "SUM I" },
1512 { "DAC", NULL, "SUM V" },
1513 { "DAC", NULL, "MIX T" },
1515 { "DAC", NULL, "TEMP REG" },
1517 { "SPO", NULL, "DAC" },
1520 static int rt1011_get_clk_info(int sclk, int rate)
1523 static const int pd[] = {1, 2, 3, 4, 6, 8, 12, 16};
1525 if (sclk <= 0 || rate <= 0)
1529 for (i = 0; i < ARRAY_SIZE(pd); i++)
1530 if (sclk == rate * pd[i])
1536 static int rt1011_hw_params(struct snd_pcm_substream *substream,
1537 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
1539 struct snd_soc_component *component = dai->component;
1540 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1541 unsigned int val_len = 0, ch_len = 0, val_clk, mask_clk;
1542 int pre_div, bclk_ms, frame_size;
1544 rt1011->lrck = params_rate(params);
1545 pre_div = rt1011_get_clk_info(rt1011->sysclk, rt1011->lrck);
1547 dev_warn(component->dev, "Force using PLL ");
1548 snd_soc_dai_set_pll(dai, 0, RT1011_PLL1_S_BCLK,
1549 rt1011->lrck * 64, rt1011->lrck * 256);
1550 snd_soc_dai_set_sysclk(dai, RT1011_FS_SYS_PRE_S_PLL1,
1551 rt1011->lrck * 256, SND_SOC_CLOCK_IN);
1554 frame_size = snd_soc_params_to_frame_size(params);
1555 if (frame_size < 0) {
1556 dev_err(component->dev, "Unsupported frame size: %d\n",
1561 bclk_ms = frame_size > 32;
1562 rt1011->bclk = rt1011->lrck * (32 << bclk_ms);
1564 dev_dbg(component->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",
1565 bclk_ms, pre_div, dai->id);
1567 dev_dbg(component->dev, "lrck is %dHz and pre_div is %d for iis %d\n",
1568 rt1011->lrck, pre_div, dai->id);
1570 switch (params_width(params)) {
1572 val_len |= RT1011_I2S_TX_DL_16B;
1573 val_len |= RT1011_I2S_RX_DL_16B;
1574 ch_len |= RT1011_I2S_CH_TX_LEN_16B;
1575 ch_len |= RT1011_I2S_CH_RX_LEN_16B;
1578 val_len |= RT1011_I2S_TX_DL_20B;
1579 val_len |= RT1011_I2S_RX_DL_20B;
1580 ch_len |= RT1011_I2S_CH_TX_LEN_20B;
1581 ch_len |= RT1011_I2S_CH_RX_LEN_20B;
1584 val_len |= RT1011_I2S_TX_DL_24B;
1585 val_len |= RT1011_I2S_RX_DL_24B;
1586 ch_len |= RT1011_I2S_CH_TX_LEN_24B;
1587 ch_len |= RT1011_I2S_CH_RX_LEN_24B;
1590 val_len |= RT1011_I2S_TX_DL_32B;
1591 val_len |= RT1011_I2S_RX_DL_32B;
1592 ch_len |= RT1011_I2S_CH_TX_LEN_32B;
1593 ch_len |= RT1011_I2S_CH_RX_LEN_32B;
1596 val_len |= RT1011_I2S_TX_DL_8B;
1597 val_len |= RT1011_I2S_RX_DL_8B;
1598 ch_len |= RT1011_I2S_CH_TX_LEN_8B;
1599 ch_len |= RT1011_I2S_CH_RX_LEN_8B;
1607 mask_clk = RT1011_FS_SYS_DIV_MASK;
1608 val_clk = pre_div << RT1011_FS_SYS_DIV_SFT;
1609 snd_soc_component_update_bits(component, RT1011_TDM_TOTAL_SET,
1610 RT1011_I2S_TX_DL_MASK | RT1011_I2S_RX_DL_MASK,
1612 snd_soc_component_update_bits(component, RT1011_TDM1_SET_1,
1613 RT1011_I2S_CH_TX_LEN_MASK |
1614 RT1011_I2S_CH_RX_LEN_MASK,
1618 dev_err(component->dev, "Invalid dai->id: %d\n", dai->id);
1622 snd_soc_component_update_bits(component,
1623 RT1011_CLK_2, mask_clk, val_clk);
1628 static int rt1011_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1630 struct snd_soc_component *component = dai->component;
1631 struct snd_soc_dapm_context *dapm =
1632 snd_soc_component_get_dapm(component);
1633 unsigned int reg_val = 0, reg_bclk_inv = 0;
1636 snd_soc_dapm_mutex_lock(dapm);
1637 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1638 case SND_SOC_DAIFMT_CBS_CFS:
1639 reg_val |= RT1011_I2S_TDM_MS_S;
1645 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1646 case SND_SOC_DAIFMT_NB_NF:
1648 case SND_SOC_DAIFMT_IB_NF:
1649 reg_bclk_inv |= RT1011_TDM_INV_BCLK;
1655 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1656 case SND_SOC_DAIFMT_I2S:
1658 case SND_SOC_DAIFMT_LEFT_J:
1659 reg_val |= RT1011_I2S_TDM_DF_LEFT;
1661 case SND_SOC_DAIFMT_DSP_A:
1662 reg_val |= RT1011_I2S_TDM_DF_PCM_A;
1664 case SND_SOC_DAIFMT_DSP_B:
1665 reg_val |= RT1011_I2S_TDM_DF_PCM_B;
1673 snd_soc_component_update_bits(component, RT1011_TDM_TOTAL_SET,
1674 RT1011_I2S_TDM_MS_MASK | RT1011_I2S_TDM_DF_MASK,
1676 snd_soc_component_update_bits(component, RT1011_TDM1_SET_1,
1677 RT1011_TDM_INV_BCLK_MASK, reg_bclk_inv);
1678 snd_soc_component_update_bits(component, RT1011_TDM2_SET_1,
1679 RT1011_TDM_INV_BCLK_MASK, reg_bclk_inv);
1682 dev_err(component->dev, "Invalid dai->id: %d\n", dai->id);
1686 snd_soc_dapm_mutex_unlock(dapm);
1690 static int rt1011_set_component_sysclk(struct snd_soc_component *component,
1691 int clk_id, int source, unsigned int freq, int dir)
1693 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1694 unsigned int reg_val = 0;
1696 if (freq == rt1011->sysclk && clk_id == rt1011->sysclk_src)
1699 /* disable MCLK detect in default */
1700 snd_soc_component_update_bits(component, RT1011_CLK_DET,
1701 RT1011_EN_MCLK_DET_MASK, 0);
1704 case RT1011_FS_SYS_PRE_S_MCLK:
1705 reg_val |= RT1011_FS_SYS_PRE_MCLK;
1706 snd_soc_component_update_bits(component, RT1011_CLK_DET,
1707 RT1011_EN_MCLK_DET_MASK, RT1011_EN_MCLK_DET);
1709 case RT1011_FS_SYS_PRE_S_BCLK:
1710 reg_val |= RT1011_FS_SYS_PRE_BCLK;
1712 case RT1011_FS_SYS_PRE_S_PLL1:
1713 reg_val |= RT1011_FS_SYS_PRE_PLL1;
1715 case RT1011_FS_SYS_PRE_S_RCCLK:
1716 reg_val |= RT1011_FS_SYS_PRE_RCCLK;
1719 dev_err(component->dev, "Invalid clock id (%d)\n", clk_id);
1722 snd_soc_component_update_bits(component, RT1011_CLK_2,
1723 RT1011_FS_SYS_PRE_MASK, reg_val);
1724 rt1011->sysclk = freq;
1725 rt1011->sysclk_src = clk_id;
1727 dev_dbg(component->dev, "Sysclk is %dHz and clock id is %d\n",
1733 static int rt1011_set_component_pll(struct snd_soc_component *component,
1734 int pll_id, int source, unsigned int freq_in,
1735 unsigned int freq_out)
1737 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1738 struct rl6231_pll_code pll_code;
1741 if (source == rt1011->pll_src && freq_in == rt1011->pll_in &&
1742 freq_out == rt1011->pll_out)
1745 if (!freq_in || !freq_out) {
1746 dev_dbg(component->dev, "PLL disabled\n");
1749 rt1011->pll_out = 0;
1750 snd_soc_component_update_bits(component, RT1011_CLK_2,
1751 RT1011_FS_SYS_PRE_MASK, RT1011_FS_SYS_PRE_BCLK);
1756 case RT1011_PLL2_S_MCLK:
1757 snd_soc_component_update_bits(component, RT1011_CLK_2,
1758 RT1011_PLL2_SRC_MASK, RT1011_PLL2_SRC_MCLK);
1759 snd_soc_component_update_bits(component, RT1011_CLK_2,
1760 RT1011_PLL1_SRC_MASK, RT1011_PLL1_SRC_PLL2);
1761 snd_soc_component_update_bits(component, RT1011_CLK_DET,
1762 RT1011_EN_MCLK_DET_MASK, RT1011_EN_MCLK_DET);
1764 case RT1011_PLL1_S_BCLK:
1765 snd_soc_component_update_bits(component, RT1011_CLK_2,
1766 RT1011_PLL1_SRC_MASK, RT1011_PLL1_SRC_BCLK);
1768 case RT1011_PLL2_S_RCCLK:
1769 snd_soc_component_update_bits(component, RT1011_CLK_2,
1770 RT1011_PLL2_SRC_MASK, RT1011_PLL2_SRC_RCCLK);
1771 snd_soc_component_update_bits(component, RT1011_CLK_2,
1772 RT1011_PLL1_SRC_MASK, RT1011_PLL1_SRC_PLL2);
1775 dev_err(component->dev, "Unknown PLL Source %d\n", source);
1779 ret = rl6231_pll_calc(freq_in, freq_out, &pll_code);
1781 dev_err(component->dev, "Unsupport input clock %d\n", freq_in);
1785 dev_dbg(component->dev, "bypass=%d m=%d n=%d k=%d\n",
1786 pll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),
1787 pll_code.n_code, pll_code.k_code);
1789 snd_soc_component_write(component, RT1011_PLL_1,
1790 (pll_code.m_bp ? 0 : pll_code.m_code) << RT1011_PLL1_QM_SFT |
1791 pll_code.m_bp << RT1011_PLL1_BPM_SFT | pll_code.n_code);
1792 snd_soc_component_write(component, RT1011_PLL_2,
1795 rt1011->pll_in = freq_in;
1796 rt1011->pll_out = freq_out;
1797 rt1011->pll_src = source;
1802 static int rt1011_set_tdm_slot(struct snd_soc_dai *dai,
1803 unsigned int tx_mask, unsigned int rx_mask, int slots, int slot_width)
1805 struct snd_soc_component *component = dai->component;
1806 struct snd_soc_dapm_context *dapm =
1807 snd_soc_component_get_dapm(component);
1808 unsigned int val = 0, tdm_en = 0;
1811 snd_soc_dapm_mutex_lock(dapm);
1812 if (rx_mask || tx_mask)
1813 tdm_en = RT1011_TDM_I2S_DOCK_EN_1;
1817 val |= RT1011_I2S_TX_4CH;
1818 val |= RT1011_I2S_RX_4CH;
1821 val |= RT1011_I2S_TX_6CH;
1822 val |= RT1011_I2S_RX_6CH;
1825 val |= RT1011_I2S_TX_8CH;
1826 val |= RT1011_I2S_RX_8CH;
1834 switch (slot_width) {
1836 val |= RT1011_I2S_CH_TX_LEN_20B;
1837 val |= RT1011_I2S_CH_RX_LEN_20B;
1840 val |= RT1011_I2S_CH_TX_LEN_24B;
1841 val |= RT1011_I2S_CH_RX_LEN_24B;
1844 val |= RT1011_I2S_CH_TX_LEN_32B;
1845 val |= RT1011_I2S_CH_RX_LEN_32B;
1853 snd_soc_component_update_bits(component, RT1011_TDM1_SET_1,
1854 RT1011_I2S_CH_TX_MASK | RT1011_I2S_CH_RX_MASK |
1855 RT1011_I2S_CH_TX_LEN_MASK | RT1011_I2S_CH_RX_LEN_MASK, val);
1856 snd_soc_component_update_bits(component, RT1011_TDM2_SET_1,
1857 RT1011_I2S_CH_TX_MASK | RT1011_I2S_CH_RX_MASK |
1858 RT1011_I2S_CH_TX_LEN_MASK | RT1011_I2S_CH_RX_LEN_MASK, val);
1859 snd_soc_component_update_bits(component, RT1011_TDM1_SET_2,
1860 RT1011_TDM_I2S_DOCK_EN_1_MASK, tdm_en);
1861 snd_soc_component_update_bits(component, RT1011_TDM2_SET_2,
1862 RT1011_TDM_I2S_DOCK_EN_2_MASK, tdm_en);
1863 snd_soc_component_update_bits(component, RT1011_TDM_TOTAL_SET,
1864 RT1011_ADCDAT1_PIN_CONFIG | RT1011_ADCDAT2_PIN_CONFIG,
1865 RT1011_ADCDAT1_OUTPUT | RT1011_ADCDAT2_OUTPUT);
1867 snd_soc_dapm_mutex_unlock(dapm);
1871 static int rt1011_probe(struct snd_soc_component *component)
1873 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1876 rt1011->component = component;
1878 schedule_work(&rt1011->cali_work);
1880 rt1011->bq_drc_params = devm_kcalloc(component->dev,
1881 RT1011_ADVMODE_NUM, sizeof(struct rt1011_bq_drc_params *),
1883 if (!rt1011->bq_drc_params)
1886 for (i = 0; i < RT1011_ADVMODE_NUM; i++) {
1887 rt1011->bq_drc_params[i] = devm_kcalloc(component->dev,
1888 RT1011_BQ_DRC_NUM, sizeof(struct rt1011_bq_drc_params),
1890 if (!rt1011->bq_drc_params[i])
1897 static void rt1011_remove(struct snd_soc_component *component)
1899 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1901 cancel_work_sync(&rt1011->cali_work);
1902 rt1011_reset(rt1011->regmap);
1906 static int rt1011_suspend(struct snd_soc_component *component)
1908 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1910 regcache_cache_only(rt1011->regmap, true);
1911 regcache_mark_dirty(rt1011->regmap);
1916 static int rt1011_resume(struct snd_soc_component *component)
1918 struct rt1011_priv *rt1011 = snd_soc_component_get_drvdata(component);
1920 regcache_cache_only(rt1011->regmap, false);
1921 regcache_sync(rt1011->regmap);
1926 #define rt1011_suspend NULL
1927 #define rt1011_resume NULL
1930 static int rt1011_set_bias_level(struct snd_soc_component *component,
1931 enum snd_soc_bias_level level)
1934 case SND_SOC_BIAS_OFF:
1935 snd_soc_component_write(component,
1936 RT1011_SYSTEM_RESET_1, 0x0000);
1937 snd_soc_component_write(component,
1938 RT1011_SYSTEM_RESET_2, 0x0000);
1939 snd_soc_component_write(component,
1940 RT1011_SYSTEM_RESET_3, 0x0001);
1941 snd_soc_component_write(component,
1942 RT1011_SYSTEM_RESET_1, 0x003f);
1943 snd_soc_component_write(component,
1944 RT1011_SYSTEM_RESET_2, 0x7fd7);
1945 snd_soc_component_write(component,
1946 RT1011_SYSTEM_RESET_3, 0x770f);
1955 #define RT1011_STEREO_RATES SNDRV_PCM_RATE_8000_192000
1956 #define RT1011_FORMATS (SNDRV_PCM_FMTBIT_S8 | \
1957 SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S16_LE | \
1958 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
1960 static const struct snd_soc_dai_ops rt1011_aif_dai_ops = {
1961 .hw_params = rt1011_hw_params,
1962 .set_fmt = rt1011_set_dai_fmt,
1963 .set_tdm_slot = rt1011_set_tdm_slot,
1966 static struct snd_soc_dai_driver rt1011_dai[] = {
1968 .name = "rt1011-aif",
1970 .stream_name = "AIF1 Playback",
1973 .rates = RT1011_STEREO_RATES,
1974 .formats = RT1011_FORMATS,
1976 .ops = &rt1011_aif_dai_ops,
1980 static const struct snd_soc_component_driver soc_component_dev_rt1011 = {
1981 .probe = rt1011_probe,
1982 .remove = rt1011_remove,
1983 .suspend = rt1011_suspend,
1984 .resume = rt1011_resume,
1985 .set_bias_level = rt1011_set_bias_level,
1986 .controls = rt1011_snd_controls,
1987 .num_controls = ARRAY_SIZE(rt1011_snd_controls),
1988 .dapm_widgets = rt1011_dapm_widgets,
1989 .num_dapm_widgets = ARRAY_SIZE(rt1011_dapm_widgets),
1990 .dapm_routes = rt1011_dapm_routes,
1991 .num_dapm_routes = ARRAY_SIZE(rt1011_dapm_routes),
1992 .set_sysclk = rt1011_set_component_sysclk,
1993 .set_pll = rt1011_set_component_pll,
1994 .use_pmdown_time = 1,
1996 .non_legacy_dai_naming = 1,
1999 static const struct regmap_config rt1011_regmap = {
2002 .max_register = RT1011_MAX_REG + 1,
2003 .volatile_reg = rt1011_volatile_register,
2004 .readable_reg = rt1011_readable_register,
2005 .cache_type = REGCACHE_RBTREE,
2006 .reg_defaults = rt1011_reg,
2007 .num_reg_defaults = ARRAY_SIZE(rt1011_reg),
2008 .use_single_read = true,
2009 .use_single_write = true,
2012 #if defined(CONFIG_OF)
2013 static const struct of_device_id rt1011_of_match[] = {
2014 { .compatible = "realtek,rt1011", },
2017 MODULE_DEVICE_TABLE(of, rt1011_of_match);
2021 static struct acpi_device_id rt1011_acpi_match[] = {
2025 MODULE_DEVICE_TABLE(acpi, rt1011_acpi_match);
2028 static const struct i2c_device_id rt1011_i2c_id[] = {
2032 MODULE_DEVICE_TABLE(i2c, rt1011_i2c_id);
2034 static int rt1011_calibrate(struct rt1011_priv *rt1011, unsigned char cali_flag)
2036 unsigned int value, count = 0, r0[3];
2037 unsigned int chk_cnt = 50; /* DONT change this */
2038 unsigned int dc_offset;
2039 unsigned int r0_integer, r0_factor, format;
2040 struct device *dev = regmap_get_device(rt1011->regmap);
2041 struct snd_soc_dapm_context *dapm =
2042 snd_soc_component_get_dapm(rt1011->component);
2045 snd_soc_dapm_mutex_lock(dapm);
2046 regcache_cache_bypass(rt1011->regmap, true);
2048 regmap_write(rt1011->regmap, RT1011_RESET, 0x0000);
2049 regmap_write(rt1011->regmap, RT1011_SYSTEM_RESET_3, 0x740f);
2050 regmap_write(rt1011->regmap, RT1011_SYSTEM_RESET_3, 0x770f);
2053 regmap_write(rt1011->regmap, RT1011_CLK_2, 0x9400);
2054 regmap_write(rt1011->regmap, RT1011_PLL_1, 0x0800);
2055 regmap_write(rt1011->regmap, RT1011_PLL_2, 0x0020);
2056 regmap_write(rt1011->regmap, RT1011_CLK_DET, 0x0800);
2058 /* ADC/DAC setting */
2059 regmap_write(rt1011->regmap, RT1011_ADC_SET_5, 0x0a20);
2060 regmap_write(rt1011->regmap, RT1011_DAC_SET_2, 0xe232);
2061 regmap_write(rt1011->regmap, RT1011_ADC_SET_1, 0x2925);
2062 regmap_write(rt1011->regmap, RT1011_ADC_SET_4, 0xc000);
2065 regmap_write(rt1011->regmap, RT1011_SPK_PRO_DC_DET_1, 0xb00c);
2066 regmap_write(rt1011->regmap, RT1011_SPK_PRO_DC_DET_2, 0xcccc);
2069 regmap_write(rt1011->regmap, RT1011_POWER_1, 0xe0e0);
2070 regmap_write(rt1011->regmap, RT1011_POWER_3, 0x5003);
2071 regmap_write(rt1011->regmap, RT1011_POWER_9, 0xa860);
2072 regmap_write(rt1011->regmap, RT1011_DAC_SET_2, 0xa032);
2074 /* POW_PLL / POW_BG / POW_BG_MBIAS_LV / POW_V/I */
2075 regmap_write(rt1011->regmap, RT1011_POWER_2, 0x0007);
2076 regmap_write(rt1011->regmap, RT1011_POWER_3, 0x5ff7);
2077 regmap_write(rt1011->regmap, RT1011_A_TEMP_SEN, 0x7f44);
2078 regmap_write(rt1011->regmap, RT1011_A_TIMING_1, 0x4054);
2079 regmap_write(rt1011->regmap, RT1011_BAT_GAIN_1, 0x309c);
2081 /* DC offset from EFUSE */
2082 regmap_write(rt1011->regmap, RT1011_DC_CALIB_CLASSD_3, 0xcb00);
2083 regmap_write(rt1011->regmap, RT1011_BOOST_CON_1, 0xe080);
2084 regmap_write(rt1011->regmap, RT1011_POWER_4, 0x16f2);
2085 regmap_write(rt1011->regmap, RT1011_POWER_6, 0x36ad);
2088 regmap_write(rt1011->regmap, RT1011_MIXER_1, 0x3f1d);
2091 regmap_write(rt1011->regmap, RT1011_EFUSE_CONTROL_1, 0x0d0a);
2094 regmap_read(rt1011->regmap, RT1011_EFUSE_ADC_OFFSET_18_16, &value);
2095 dc_offset = value << 16;
2096 regmap_read(rt1011->regmap, RT1011_EFUSE_ADC_OFFSET_15_0, &value);
2097 dc_offset |= (value & 0xffff);
2098 dev_info(dev, "ADC offset=0x%x\n", dc_offset);
2099 regmap_read(rt1011->regmap, RT1011_EFUSE_DAC_OFFSET_G0_20_16, &value);
2100 dc_offset = value << 16;
2101 regmap_read(rt1011->regmap, RT1011_EFUSE_DAC_OFFSET_G0_15_0, &value);
2102 dc_offset |= (value & 0xffff);
2103 dev_info(dev, "Gain0 offset=0x%x\n", dc_offset);
2104 regmap_read(rt1011->regmap, RT1011_EFUSE_DAC_OFFSET_G1_20_16, &value);
2105 dc_offset = value << 16;
2106 regmap_read(rt1011->regmap, RT1011_EFUSE_DAC_OFFSET_G1_15_0, &value);
2107 dc_offset |= (value & 0xffff);
2108 dev_info(dev, "Gain1 offset=0x%x\n", dc_offset);
2113 regmap_write(rt1011->regmap, RT1011_CLASS_D_POS, 0x010e);
2114 regmap_write(rt1011->regmap,
2115 RT1011_CLASSD_INTERNAL_SET_1, 0x1701);
2118 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_0, 0x8000);
2119 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_7, 0xf000);
2120 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_4, 0x4040);
2121 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_0, 0xc000);
2122 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_6, 0x07c2);
2124 r0[0] = r0[1] = r0[2] = count = 0;
2125 while (count < chk_cnt) {
2127 regmap_read(rt1011->regmap,
2128 RT1011_INIT_RECIPROCAL_SYN_24_16, &value);
2129 r0[count%3] = value << 16;
2130 regmap_read(rt1011->regmap,
2131 RT1011_INIT_RECIPROCAL_SYN_15_0, &value);
2132 r0[count%3] |= value;
2134 if (r0[count%3] == 0)
2139 if (r0[0] == r0[1] && r0[1] == r0[2])
2142 if (count > chk_cnt) {
2143 dev_err(dev, "Calibrate R0 Failure\n");
2146 format = 2147483648U; /* 2^24 * 128 */
2147 r0_integer = format / r0[0] / 128;
2148 r0_factor = ((format / r0[0] * 100) / 128)
2149 - (r0_integer * 100);
2150 rt1011->r0_reg = r0[0];
2151 rt1011->cali_done = 1;
2152 dev_info(dev, "r0 resistance about %d.%02d ohm, reg=0x%X\n",
2153 r0_integer, r0_factor, r0[0]);
2158 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_0, 0x0000);
2160 regmap_write(rt1011->regmap, RT1011_POWER_9, 0xa840);
2161 regmap_write(rt1011->regmap, RT1011_SPK_TEMP_PROTECT_6, 0x0702);
2162 regmap_write(rt1011->regmap, RT1011_MIXER_1, 0xffdd);
2163 regmap_write(rt1011->regmap, RT1011_CLASSD_INTERNAL_SET_1, 0x0701);
2164 regmap_write(rt1011->regmap, RT1011_DAC_SET_3, 0xe004);
2165 regmap_write(rt1011->regmap, RT1011_A_TEMP_SEN, 0x7f40);
2166 regmap_write(rt1011->regmap, RT1011_POWER_1, 0x0000);
2167 regmap_write(rt1011->regmap, RT1011_POWER_2, 0x0000);
2168 regmap_write(rt1011->regmap, RT1011_POWER_3, 0x0002);
2169 regmap_write(rt1011->regmap, RT1011_POWER_4, 0x00f2);
2171 regmap_write(rt1011->regmap, RT1011_RESET, 0x0000);
2174 if (count <= chk_cnt) {
2175 regmap_write(rt1011->regmap,
2176 RT1011_INIT_RECIPROCAL_REG_24_16,
2177 ((r0[0]>>16) & 0x1ff));
2178 regmap_write(rt1011->regmap,
2179 RT1011_INIT_RECIPROCAL_REG_15_0,
2181 regmap_write(rt1011->regmap,
2182 RT1011_SPK_TEMP_PROTECT_4, 0x4080);
2186 regcache_cache_bypass(rt1011->regmap, false);
2187 regcache_mark_dirty(rt1011->regmap);
2188 regcache_sync(rt1011->regmap);
2189 snd_soc_dapm_mutex_unlock(dapm);
2194 static void rt1011_calibration_work(struct work_struct *work)
2196 struct rt1011_priv *rt1011 =
2197 container_of(work, struct rt1011_priv, cali_work);
2198 struct snd_soc_component *component = rt1011->component;
2200 rt1011_calibrate(rt1011, 1);
2203 * This flag should reset after booting.
2204 * The factory test will do calibration again and use this flag to check
2205 * whether the calibration completed
2207 rt1011->cali_done = 0;
2210 rt1011_reg_init(component);
2213 static int rt1011_i2c_probe(struct i2c_client *i2c,
2214 const struct i2c_device_id *id)
2216 struct rt1011_priv *rt1011;
2220 rt1011 = devm_kzalloc(&i2c->dev, sizeof(struct rt1011_priv),
2225 i2c_set_clientdata(i2c, rt1011);
2227 rt1011->regmap = devm_regmap_init_i2c(i2c, &rt1011_regmap);
2228 if (IS_ERR(rt1011->regmap)) {
2229 ret = PTR_ERR(rt1011->regmap);
2230 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
2235 regmap_read(rt1011->regmap, RT1011_DEVICE_ID, &val);
2236 if (val != RT1011_DEVICE_ID_NUM) {
2238 "Device with ID register %x is not rt1011\n", val);
2242 INIT_WORK(&rt1011->cali_work, rt1011_calibration_work);
2244 return devm_snd_soc_register_component(&i2c->dev,
2245 &soc_component_dev_rt1011,
2246 rt1011_dai, ARRAY_SIZE(rt1011_dai));
2250 static void rt1011_i2c_shutdown(struct i2c_client *client)
2252 struct rt1011_priv *rt1011 = i2c_get_clientdata(client);
2254 rt1011_reset(rt1011->regmap);
2258 static struct i2c_driver rt1011_i2c_driver = {
2261 .of_match_table = of_match_ptr(rt1011_of_match),
2262 .acpi_match_table = ACPI_PTR(rt1011_acpi_match)
2264 .probe = rt1011_i2c_probe,
2265 .shutdown = rt1011_i2c_shutdown,
2266 .id_table = rt1011_i2c_id,
2268 module_i2c_driver(rt1011_i2c_driver);
2270 MODULE_DESCRIPTION("ASoC RT1011 amplifier driver");
2271 MODULE_AUTHOR("Shuming Fan <shumingf@realtek.com>");
2272 MODULE_LICENSE("GPL");