1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
6 #ifndef __SOC_TEGRA_FUSE_H__
7 #define __SOC_TEGRA_FUSE_H__
18 #define TEGRA_FUSE_SKU_CALIB_0 0xf0
19 #define TEGRA30_FUSE_SATA_CALIB 0x124
20 #define TEGRA_FUSE_USB_CALIB_EXT_0 0x250
24 u32 tegra_read_chipid(void);
25 u8 tegra_get_chip_id(void);
26 u8 tegra_get_platform(void);
27 bool tegra_is_silicon(void);
30 TEGRA_REVISION_UNKNOWN = 0,
39 struct tegra_sku_info {
51 enum tegra_revision revision;
54 u32 tegra_read_straps(void);
55 u32 tegra_read_ram_code(void);
56 int tegra_fuse_readl(unsigned long offset, u32 *value);
58 extern struct tegra_sku_info tegra_sku_info;
60 struct device *tegra_soc_device_register(void);
62 #endif /* __ASSEMBLY__ */
64 #endif /* __SOC_TEGRA_FUSE_H__ */