1 /* SPDX-License-Identifier: GPL-2.0 */
5 * PCI defines and function prototypes
6 * Copyright 1994, Drew Eckhardt
7 * Copyright 1997--1999 Martin Mares <mj@ucw.cz>
9 * PCI Express ASPM defines and function prototypes
10 * Copyright (c) 2007 Intel Corp.
11 * Zhang Yanmin (yanmin.zhang@intel.com)
12 * Shaohua Li (shaohua.li@intel.com)
14 * For more information, please consult the following manuals (look at
15 * http://www.pcisig.com/ for how to get them):
17 * PCI BIOS Specification
18 * PCI Local Bus Specification
19 * PCI to PCI Bridge Specification
20 * PCI Express Specification
21 * PCI System Design Guide
27 #include <linux/mod_devicetable.h>
29 #include <linux/types.h>
30 #include <linux/init.h>
31 #include <linux/ioport.h>
32 #include <linux/list.h>
33 #include <linux/compiler.h>
34 #include <linux/errno.h>
35 #include <linux/kobject.h>
36 #include <linux/atomic.h>
37 #include <linux/device.h>
38 #include <linux/interrupt.h>
40 #include <linux/resource_ext.h>
41 #include <uapi/linux/pci.h>
43 #include <linux/pci_ids.h>
45 #define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \
46 PCI_STATUS_SIG_SYSTEM_ERROR | \
47 PCI_STATUS_REC_MASTER_ABORT | \
48 PCI_STATUS_REC_TARGET_ABORT | \
49 PCI_STATUS_SIG_TARGET_ABORT | \
53 * The PCI interface treats multi-function devices as independent
54 * devices. The slot/function address of each device is encoded
55 * in a single byte as follows:
60 * PCI_DEVFN(), PCI_SLOT(), and PCI_FUNC() are defined in uapi/linux/pci.h.
61 * In the interest of not exposing interfaces to user-space unnecessarily,
62 * the following kernel-only defines are being added here.
64 #define PCI_DEVID(bus, devfn) ((((u16)(bus)) << 8) | (devfn))
65 /* return bus from PCI devid = ((u16)bus_number) << 8) | devfn */
66 #define PCI_BUS_NUM(x) (((x) >> 8) & 0xff)
68 /* pci_slot represents a physical slot */
70 struct pci_bus *bus; /* Bus this slot is on */
71 struct list_head list; /* Node in list of slots */
72 struct hotplug_slot *hotplug; /* Hotplug info (move here) */
73 unsigned char number; /* PCI_SLOT(pci_dev->devfn) */
77 static inline const char *pci_slot_name(const struct pci_slot *slot)
79 return kobject_name(&slot->kobj);
82 /* File state for mmap()s on /proc/bus/pci/X/Y */
88 /* For PCI devices, the region numbers are assigned this way: */
90 /* #0-5: standard PCI resources */
92 PCI_STD_RESOURCE_END = PCI_STD_RESOURCES + PCI_STD_NUM_BARS - 1,
94 /* #6: expansion ROM resource */
97 /* Device-specific resources */
100 PCI_IOV_RESOURCE_END = PCI_IOV_RESOURCES + PCI_SRIOV_NUM_BARS - 1,
103 /* PCI-to-PCI (P2P) bridge windows */
104 #define PCI_BRIDGE_IO_WINDOW (PCI_BRIDGE_RESOURCES + 0)
105 #define PCI_BRIDGE_MEM_WINDOW (PCI_BRIDGE_RESOURCES + 1)
106 #define PCI_BRIDGE_PREF_MEM_WINDOW (PCI_BRIDGE_RESOURCES + 2)
108 /* CardBus bridge windows */
109 #define PCI_CB_BRIDGE_IO_0_WINDOW (PCI_BRIDGE_RESOURCES + 0)
110 #define PCI_CB_BRIDGE_IO_1_WINDOW (PCI_BRIDGE_RESOURCES + 1)
111 #define PCI_CB_BRIDGE_MEM_0_WINDOW (PCI_BRIDGE_RESOURCES + 2)
112 #define PCI_CB_BRIDGE_MEM_1_WINDOW (PCI_BRIDGE_RESOURCES + 3)
114 /* Total number of bridge resources for P2P and CardBus */
115 #define PCI_BRIDGE_RESOURCE_NUM 4
117 /* Resources assigned to buses behind the bridge */
118 PCI_BRIDGE_RESOURCES,
119 PCI_BRIDGE_RESOURCE_END = PCI_BRIDGE_RESOURCES +
120 PCI_BRIDGE_RESOURCE_NUM - 1,
122 /* Total resources associated with a PCI device */
125 /* Preserve this for compatibility */
126 DEVICE_COUNT_RESOURCE = PCI_NUM_RESOURCES,
130 * enum pci_interrupt_pin - PCI INTx interrupt values
131 * @PCI_INTERRUPT_UNKNOWN: Unknown or unassigned interrupt
132 * @PCI_INTERRUPT_INTA: PCI INTA pin
133 * @PCI_INTERRUPT_INTB: PCI INTB pin
134 * @PCI_INTERRUPT_INTC: PCI INTC pin
135 * @PCI_INTERRUPT_INTD: PCI INTD pin
137 * Corresponds to values for legacy PCI INTx interrupts, as can be found in the
138 * PCI_INTERRUPT_PIN register.
140 enum pci_interrupt_pin {
141 PCI_INTERRUPT_UNKNOWN,
148 /* The number of legacy PCI INTx interrupts */
149 #define PCI_NUM_INTX 4
152 * pci_power_t values must match the bits in the Capabilities PME_Support
153 * and Control/Status PowerState fields in the Power Management capability.
155 typedef int __bitwise pci_power_t;
157 #define PCI_D0 ((pci_power_t __force) 0)
158 #define PCI_D1 ((pci_power_t __force) 1)
159 #define PCI_D2 ((pci_power_t __force) 2)
160 #define PCI_D3hot ((pci_power_t __force) 3)
161 #define PCI_D3cold ((pci_power_t __force) 4)
162 #define PCI_UNKNOWN ((pci_power_t __force) 5)
163 #define PCI_POWER_ERROR ((pci_power_t __force) -1)
165 /* Remember to update this when the list above changes! */
166 extern const char *pci_power_names[];
168 static inline const char *pci_power_name(pci_power_t state)
170 return pci_power_names[1 + (__force int) state];
174 * typedef pci_channel_state_t
176 * The pci_channel state describes connectivity between the CPU and
177 * the PCI device. If some PCI bus between here and the PCI device
178 * has crashed or locked up, this info is reflected here.
180 typedef unsigned int __bitwise pci_channel_state_t;
183 /* I/O channel is in normal state */
184 pci_channel_io_normal = (__force pci_channel_state_t) 1,
186 /* I/O to channel is blocked */
187 pci_channel_io_frozen = (__force pci_channel_state_t) 2,
189 /* PCI card is dead */
190 pci_channel_io_perm_failure = (__force pci_channel_state_t) 3,
193 typedef unsigned int __bitwise pcie_reset_state_t;
195 enum pcie_reset_state {
196 /* Reset is NOT asserted (Use to deassert reset) */
197 pcie_deassert_reset = (__force pcie_reset_state_t) 1,
199 /* Use #PERST to reset PCIe device */
200 pcie_warm_reset = (__force pcie_reset_state_t) 2,
202 /* Use PCIe Hot Reset to reset device */
203 pcie_hot_reset = (__force pcie_reset_state_t) 3
206 typedef unsigned short __bitwise pci_dev_flags_t;
208 /* INTX_DISABLE in PCI_COMMAND register disables MSI too */
209 PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) (1 << 0),
210 /* Device configuration is irrevocably lost if disabled into D3 */
211 PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) (1 << 1),
212 /* Provide indication device is assigned by a Virtual Machine Manager */
213 PCI_DEV_FLAGS_ASSIGNED = (__force pci_dev_flags_t) (1 << 2),
214 /* Flag for quirk use to store if quirk-specific ACS is enabled */
215 PCI_DEV_FLAGS_ACS_ENABLED_QUIRK = (__force pci_dev_flags_t) (1 << 3),
216 /* Use a PCIe-to-PCI bridge alias even if !pci_is_pcie */
217 PCI_DEV_FLAG_PCIE_BRIDGE_ALIAS = (__force pci_dev_flags_t) (1 << 5),
218 /* Do not use bus resets for device */
219 PCI_DEV_FLAGS_NO_BUS_RESET = (__force pci_dev_flags_t) (1 << 6),
220 /* Do not use PM reset even if device advertises NoSoftRst- */
221 PCI_DEV_FLAGS_NO_PM_RESET = (__force pci_dev_flags_t) (1 << 7),
222 /* Get VPD from function 0 VPD */
223 PCI_DEV_FLAGS_VPD_REF_F0 = (__force pci_dev_flags_t) (1 << 8),
224 /* A non-root bridge where translation occurs, stop alias search here */
225 PCI_DEV_FLAGS_BRIDGE_XLATE_ROOT = (__force pci_dev_flags_t) (1 << 9),
226 /* Do not use FLR even if device advertises PCI_AF_CAP */
227 PCI_DEV_FLAGS_NO_FLR_RESET = (__force pci_dev_flags_t) (1 << 10),
228 /* Don't use Relaxed Ordering for TLPs directed at this device */
229 PCI_DEV_FLAGS_NO_RELAXED_ORDERING = (__force pci_dev_flags_t) (1 << 11),
232 enum pci_irq_reroute_variant {
233 INTEL_IRQ_REROUTE_VARIANT = 1,
234 MAX_IRQ_REROUTE_VARIANTS = 3
237 typedef unsigned short __bitwise pci_bus_flags_t;
239 PCI_BUS_FLAGS_NO_MSI = (__force pci_bus_flags_t) 1,
240 PCI_BUS_FLAGS_NO_MMRBC = (__force pci_bus_flags_t) 2,
241 PCI_BUS_FLAGS_NO_AERSID = (__force pci_bus_flags_t) 4,
242 PCI_BUS_FLAGS_NO_EXTCFG = (__force pci_bus_flags_t) 8,
245 /* Values from Link Status register, PCIe r3.1, sec 7.8.8 */
246 enum pcie_link_width {
247 PCIE_LNK_WIDTH_RESRV = 0x00,
255 PCIE_LNK_WIDTH_UNKNOWN = 0xff,
258 /* See matching string table in pci_speed_string() */
260 PCI_SPEED_33MHz = 0x00,
261 PCI_SPEED_66MHz = 0x01,
262 PCI_SPEED_66MHz_PCIX = 0x02,
263 PCI_SPEED_100MHz_PCIX = 0x03,
264 PCI_SPEED_133MHz_PCIX = 0x04,
265 PCI_SPEED_66MHz_PCIX_ECC = 0x05,
266 PCI_SPEED_100MHz_PCIX_ECC = 0x06,
267 PCI_SPEED_133MHz_PCIX_ECC = 0x07,
268 PCI_SPEED_66MHz_PCIX_266 = 0x09,
269 PCI_SPEED_100MHz_PCIX_266 = 0x0a,
270 PCI_SPEED_133MHz_PCIX_266 = 0x0b,
276 PCI_SPEED_66MHz_PCIX_533 = 0x11,
277 PCI_SPEED_100MHz_PCIX_533 = 0x12,
278 PCI_SPEED_133MHz_PCIX_533 = 0x13,
279 PCIE_SPEED_2_5GT = 0x14,
280 PCIE_SPEED_5_0GT = 0x15,
281 PCIE_SPEED_8_0GT = 0x16,
282 PCIE_SPEED_16_0GT = 0x17,
283 PCIE_SPEED_32_0GT = 0x18,
284 PCIE_SPEED_64_0GT = 0x19,
285 PCI_SPEED_UNKNOWN = 0xff,
288 enum pci_bus_speed pcie_get_speed_cap(struct pci_dev *dev);
289 enum pcie_link_width pcie_get_width_cap(struct pci_dev *dev);
291 struct pci_cap_saved_data {
298 struct pci_cap_saved_state {
299 struct hlist_node next;
300 struct pci_cap_saved_data cap;
304 struct pcie_link_state;
310 /* The pci_dev structure describes PCI devices */
312 struct list_head bus_list; /* Node in per-bus list */
313 struct pci_bus *bus; /* Bus this device is on */
314 struct pci_bus *subordinate; /* Bus this device bridges to */
316 void *sysdata; /* Hook for sys-specific extension */
317 struct proc_dir_entry *procent; /* Device entry in /proc/bus/pci */
318 struct pci_slot *slot; /* Physical slot this device is in */
320 unsigned int devfn; /* Encoded device & function index */
321 unsigned short vendor;
322 unsigned short device;
323 unsigned short subsystem_vendor;
324 unsigned short subsystem_device;
325 unsigned int class; /* 3 bytes: (base,sub,prog-if) */
326 u8 revision; /* PCI revision, low byte of class word */
327 u8 hdr_type; /* PCI header type (`multi' flag masked out) */
328 #ifdef CONFIG_PCIEAER
329 u16 aer_cap; /* AER capability offset */
330 struct aer_stats *aer_stats; /* AER stats for this device */
332 #ifdef CONFIG_PCIEPORTBUS
333 struct rcec_ea *rcec_ea; /* RCEC cached endpoint association */
334 struct pci_dev *rcec; /* Associated RCEC device */
336 u8 pcie_cap; /* PCIe capability offset */
337 u8 msi_cap; /* MSI capability offset */
338 u8 msix_cap; /* MSI-X capability offset */
339 u8 pcie_mpss:3; /* PCIe Max Payload Size Supported */
340 u8 rom_base_reg; /* Config register controlling ROM */
341 u8 pin; /* Interrupt pin this device uses */
342 u16 pcie_flags_reg; /* Cached PCIe Capabilities Register */
343 unsigned long *dma_alias_mask;/* Mask of enabled devfn aliases */
345 struct pci_driver *driver; /* Driver bound to this device */
346 u64 dma_mask; /* Mask of the bits of bus address this
347 device implements. Normally this is
348 0xffffffff. You only need to change
349 this if your device has broken DMA
350 or supports 64-bit transfers. */
352 struct device_dma_parameters dma_parms;
354 pci_power_t current_state; /* Current operating state. In ACPI,
355 this is D0-D3, D0 being fully
356 functional, and D3 being off. */
357 unsigned int imm_ready:1; /* Supports Immediate Readiness */
358 u8 pm_cap; /* PM capability offset */
359 unsigned int pme_support:5; /* Bitmask of states from which PME#
361 unsigned int pme_poll:1; /* Poll device's PME status bit */
362 unsigned int d1_support:1; /* Low power state D1 is supported */
363 unsigned int d2_support:1; /* Low power state D2 is supported */
364 unsigned int no_d1d2:1; /* D1 and D2 are forbidden */
365 unsigned int no_d3cold:1; /* D3cold is forbidden */
366 unsigned int bridge_d3:1; /* Allow D3 for bridge */
367 unsigned int d3cold_allowed:1; /* D3cold is allowed by user */
368 unsigned int mmio_always_on:1; /* Disallow turning off io/mem
369 decoding during BAR sizing */
370 unsigned int wakeup_prepared:1;
371 unsigned int runtime_d3cold:1; /* Whether go through runtime
372 D3cold, not set for devices
373 powered on/off by the
374 corresponding bridge */
375 unsigned int skip_bus_pm:1; /* Internal: Skip bus-level PM */
376 unsigned int ignore_hotplug:1; /* Ignore hotplug events */
377 unsigned int hotplug_user_indicators:1; /* SlotCtl indicators
378 controlled exclusively by
380 unsigned int clear_retrain_link:1; /* Need to clear Retrain Link
382 unsigned int d3hot_delay; /* D3hot->D0 transition time in ms */
383 unsigned int d3cold_delay; /* D3cold->D0 transition time in ms */
385 #ifdef CONFIG_PCIEASPM
386 struct pcie_link_state *link_state; /* ASPM link state */
387 unsigned int ltr_path:1; /* Latency Tolerance Reporting
388 supported from root to here */
389 u16 l1ss; /* L1SS Capability pointer */
391 unsigned int eetlp_prefix_path:1; /* End-to-End TLP Prefix */
393 pci_channel_state_t error_state; /* Current connectivity state */
394 struct device dev; /* Generic device interface */
396 int cfg_size; /* Size of config space */
399 * Instead of touching interrupt line and base address registers
400 * directly, use the values stored here. They might be different!
403 struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */
405 bool match_driver; /* Skip attaching driver */
407 unsigned int transparent:1; /* Subtractive decode bridge */
408 unsigned int io_window:1; /* Bridge has I/O window */
409 unsigned int pref_window:1; /* Bridge has pref mem window */
410 unsigned int pref_64_window:1; /* Pref mem window is 64-bit */
411 unsigned int multifunction:1; /* Multi-function device */
413 unsigned int is_busmaster:1; /* Is busmaster */
414 unsigned int no_msi:1; /* May not use MSI */
415 unsigned int no_64bit_msi:1; /* May only use 32-bit MSIs */
416 unsigned int block_cfg_access:1; /* Config space access blocked */
417 unsigned int broken_parity_status:1; /* Generates false positive parity */
418 unsigned int irq_reroute_variant:2; /* Needs IRQ rerouting variant */
419 unsigned int msi_enabled:1;
420 unsigned int msix_enabled:1;
421 unsigned int ari_enabled:1; /* ARI forwarding */
422 unsigned int ats_enabled:1; /* Address Translation Svc */
423 unsigned int pasid_enabled:1; /* Process Address Space ID */
424 unsigned int pri_enabled:1; /* Page Request Interface */
425 unsigned int is_managed:1;
426 unsigned int needs_freset:1; /* Requires fundamental reset */
427 unsigned int state_saved:1;
428 unsigned int is_physfn:1;
429 unsigned int is_virtfn:1;
430 unsigned int reset_fn:1;
431 unsigned int is_hotplug_bridge:1;
432 unsigned int shpc_managed:1; /* SHPC owned by shpchp */
433 unsigned int is_thunderbolt:1; /* Thunderbolt controller */
435 * Devices marked being untrusted are the ones that can potentially
436 * execute DMA attacks and similar. They are typically connected
437 * through external ports such as Thunderbolt but not limited to
438 * that. When an IOMMU is enabled they should be getting full
439 * mappings to make sure they cannot access arbitrary memory.
441 unsigned int untrusted:1;
443 * Info from the platform, e.g., ACPI or device tree, may mark a
444 * device as "external-facing". An external-facing device is
445 * itself internal but devices downstream from it are external.
447 unsigned int external_facing:1;
448 unsigned int broken_intx_masking:1; /* INTx masking can't be used */
449 unsigned int io_window_1k:1; /* Intel bridge 1K I/O windows */
450 unsigned int irq_managed:1;
451 unsigned int non_compliant_bars:1; /* Broken BARs; ignore them */
452 unsigned int is_probed:1; /* Device probing in progress */
453 unsigned int link_active_reporting:1;/* Device capable of reporting link active */
454 unsigned int no_vf_scan:1; /* Don't scan for VFs after IOV enablement */
455 unsigned int no_command_memory:1; /* No PCI_COMMAND_MEMORY */
456 pci_dev_flags_t dev_flags;
457 atomic_t enable_cnt; /* pci_enable_device has been called */
459 u32 saved_config_space[16]; /* Config space saved at suspend time */
460 struct hlist_head saved_cap_space;
461 int rom_attr_enabled; /* Display of ROM attribute enabled? */
462 struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */
463 struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */
465 #ifdef CONFIG_HOTPLUG_PCI_PCIE
466 unsigned int broken_cmd_compl:1; /* No compl for some cmds */
468 #ifdef CONFIG_PCIE_PTM
469 unsigned int ptm_root:1;
470 unsigned int ptm_enabled:1;
473 #ifdef CONFIG_PCI_MSI
474 const struct attribute_group **msi_irq_groups;
477 #ifdef CONFIG_PCIE_DPC
479 unsigned int dpc_rp_extensions:1;
482 #ifdef CONFIG_PCI_ATS
484 struct pci_sriov *sriov; /* PF: SR-IOV info */
485 struct pci_dev *physfn; /* VF: related PF */
487 u16 ats_cap; /* ATS Capability offset */
488 u8 ats_stu; /* ATS Smallest Translation Unit */
490 #ifdef CONFIG_PCI_PRI
491 u16 pri_cap; /* PRI Capability offset */
492 u32 pri_reqs_alloc; /* Number of PRI requests allocated */
493 unsigned int pasid_required:1; /* PRG Response PASID Required */
495 #ifdef CONFIG_PCI_PASID
496 u16 pasid_cap; /* PASID Capability offset */
499 #ifdef CONFIG_PCI_P2PDMA
500 struct pci_p2pdma __rcu *p2pdma;
502 u16 acs_cap; /* ACS Capability offset */
503 phys_addr_t rom; /* Physical address if not from BAR */
504 size_t romlen; /* Length if not from BAR */
505 char *driver_override; /* Driver name to force a match */
507 unsigned long priv_flags; /* Private flags for the PCI driver */
510 static inline struct pci_dev *pci_physfn(struct pci_dev *dev)
512 #ifdef CONFIG_PCI_IOV
519 struct pci_dev *pci_alloc_dev(struct pci_bus *bus);
521 #define to_pci_dev(n) container_of(n, struct pci_dev, dev)
522 #define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL)
524 static inline int pci_channel_offline(struct pci_dev *pdev)
526 return (pdev->error_state != pci_channel_io_normal);
529 struct pci_host_bridge {
531 struct pci_bus *bus; /* Root bus */
533 struct pci_ops *child_ops;
536 struct list_head windows; /* resource_entry */
537 struct list_head dma_ranges; /* dma ranges resource list */
538 u8 (*swizzle_irq)(struct pci_dev *, u8 *); /* Platform IRQ swizzler */
539 int (*map_irq)(const struct pci_dev *, u8, u8);
540 void (*release_fn)(struct pci_host_bridge *);
542 unsigned int ignore_reset_delay:1; /* For entire hierarchy */
543 unsigned int no_ext_tags:1; /* No Extended Tags */
544 unsigned int native_aer:1; /* OS may use PCIe AER */
545 unsigned int native_pcie_hotplug:1; /* OS may use PCIe hotplug */
546 unsigned int native_shpc_hotplug:1; /* OS may use SHPC hotplug */
547 unsigned int native_pme:1; /* OS may use PCIe PME */
548 unsigned int native_ltr:1; /* OS may use PCIe LTR */
549 unsigned int native_dpc:1; /* OS may use PCIe DPC */
550 unsigned int preserve_config:1; /* Preserve FW resource setup */
551 unsigned int size_windows:1; /* Enable root bus sizing */
552 unsigned int msi_domain:1; /* Bridge wants MSI domain */
554 /* Resource alignment requirements */
555 resource_size_t (*align_resource)(struct pci_dev *dev,
556 const struct resource *res,
557 resource_size_t start,
558 resource_size_t size,
559 resource_size_t align);
560 unsigned long private[] ____cacheline_aligned;
563 #define to_pci_host_bridge(n) container_of(n, struct pci_host_bridge, dev)
565 static inline void *pci_host_bridge_priv(struct pci_host_bridge *bridge)
567 return (void *)bridge->private;
570 static inline struct pci_host_bridge *pci_host_bridge_from_priv(void *priv)
572 return container_of(priv, struct pci_host_bridge, private);
575 struct pci_host_bridge *pci_alloc_host_bridge(size_t priv);
576 struct pci_host_bridge *devm_pci_alloc_host_bridge(struct device *dev,
578 void pci_free_host_bridge(struct pci_host_bridge *bridge);
579 struct pci_host_bridge *pci_find_host_bridge(struct pci_bus *bus);
581 void pci_set_host_bridge_release(struct pci_host_bridge *bridge,
582 void (*release_fn)(struct pci_host_bridge *),
585 int pcibios_root_bridge_prepare(struct pci_host_bridge *bridge);
588 * The first PCI_BRIDGE_RESOURCE_NUM PCI bus resources (those that correspond
589 * to P2P or CardBus bridge windows) go in a table. Additional ones (for
590 * buses below host bridges or subtractive decode bridges) go in the list.
591 * Use pci_bus_for_each_resource() to iterate through all the resources.
595 * PCI_SUBTRACTIVE_DECODE means the bridge forwards the window implicitly
596 * and there's no way to program the bridge with the details of the window.
597 * This does not apply to ACPI _CRS windows, even with the _DEC subtractive-
598 * decode bit set, because they are explicit and can be programmed with _SRS.
600 #define PCI_SUBTRACTIVE_DECODE 0x1
602 struct pci_bus_resource {
603 struct list_head list;
604 struct resource *res;
608 #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */
611 struct list_head node; /* Node in list of buses */
612 struct pci_bus *parent; /* Parent bus this bridge is on */
613 struct list_head children; /* List of child buses */
614 struct list_head devices; /* List of devices on this bus */
615 struct pci_dev *self; /* Bridge device as seen by parent */
616 struct list_head slots; /* List of slots on this bus;
617 protected by pci_slot_mutex */
618 struct resource *resource[PCI_BRIDGE_RESOURCE_NUM];
619 struct list_head resources; /* Address space routed to this bus */
620 struct resource busn_res; /* Bus numbers routed to this bus */
622 struct pci_ops *ops; /* Configuration access functions */
623 void *sysdata; /* Hook for sys-specific extension */
624 struct proc_dir_entry *procdir; /* Directory entry in /proc/bus/pci */
626 unsigned char number; /* Bus number */
627 unsigned char primary; /* Number of primary bridge */
628 unsigned char max_bus_speed; /* enum pci_bus_speed */
629 unsigned char cur_bus_speed; /* enum pci_bus_speed */
630 #ifdef CONFIG_PCI_DOMAINS_GENERIC
636 unsigned short bridge_ctl; /* Manage NO_ISA/FBB/et al behaviors */
637 pci_bus_flags_t bus_flags; /* Inherited by child buses */
638 struct device *bridge;
640 struct bin_attribute *legacy_io; /* Legacy I/O for this bus */
641 struct bin_attribute *legacy_mem; /* Legacy mem */
642 unsigned int is_added:1;
645 #define to_pci_bus(n) container_of(n, struct pci_bus, dev)
647 static inline u16 pci_dev_id(struct pci_dev *dev)
649 return PCI_DEVID(dev->bus->number, dev->devfn);
653 * Returns true if the PCI bus is root (behind host-PCI bridge),
656 * Some code assumes that "bus->self == NULL" means that bus is a root bus.
657 * This is incorrect because "virtual" buses added for SR-IOV (via
658 * virtfn_add_bus()) have "bus->self == NULL" but are not root buses.
660 static inline bool pci_is_root_bus(struct pci_bus *pbus)
662 return !(pbus->parent);
666 * pci_is_bridge - check if the PCI device is a bridge
669 * Return true if the PCI device is bridge whether it has subordinate
672 static inline bool pci_is_bridge(struct pci_dev *dev)
674 return dev->hdr_type == PCI_HEADER_TYPE_BRIDGE ||
675 dev->hdr_type == PCI_HEADER_TYPE_CARDBUS;
678 #define for_each_pci_bridge(dev, bus) \
679 list_for_each_entry(dev, &bus->devices, bus_list) \
680 if (!pci_is_bridge(dev)) {} else
682 static inline struct pci_dev *pci_upstream_bridge(struct pci_dev *dev)
684 dev = pci_physfn(dev);
685 if (pci_is_root_bus(dev->bus))
688 return dev->bus->self;
691 #ifdef CONFIG_PCI_MSI
692 static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev)
694 return pci_dev->msi_enabled || pci_dev->msix_enabled;
697 static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev) { return false; }
700 /* Error values that may be returned by PCI functions */
701 #define PCIBIOS_SUCCESSFUL 0x00
702 #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81
703 #define PCIBIOS_BAD_VENDOR_ID 0x83
704 #define PCIBIOS_DEVICE_NOT_FOUND 0x86
705 #define PCIBIOS_BAD_REGISTER_NUMBER 0x87
706 #define PCIBIOS_SET_FAILED 0x88
707 #define PCIBIOS_BUFFER_TOO_SMALL 0x89
709 /* Translate above to generic errno for passing back through non-PCI code */
710 static inline int pcibios_err_to_errno(int err)
712 if (err <= PCIBIOS_SUCCESSFUL)
713 return err; /* Assume already errno */
716 case PCIBIOS_FUNC_NOT_SUPPORTED:
718 case PCIBIOS_BAD_VENDOR_ID:
720 case PCIBIOS_DEVICE_NOT_FOUND:
722 case PCIBIOS_BAD_REGISTER_NUMBER:
724 case PCIBIOS_SET_FAILED:
726 case PCIBIOS_BUFFER_TOO_SMALL:
733 /* Low-level architecture-dependent routines */
736 int (*add_bus)(struct pci_bus *bus);
737 void (*remove_bus)(struct pci_bus *bus);
738 void __iomem *(*map_bus)(struct pci_bus *bus, unsigned int devfn, int where);
739 int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
740 int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
744 * ACPI needs to be able to access PCI config space before we've done a
745 * PCI bus scan and created pci_bus structures.
747 int raw_pci_read(unsigned int domain, unsigned int bus, unsigned int devfn,
748 int reg, int len, u32 *val);
749 int raw_pci_write(unsigned int domain, unsigned int bus, unsigned int devfn,
750 int reg, int len, u32 val);
752 #ifdef CONFIG_ARCH_DMA_ADDR_T_64BIT
753 typedef u64 pci_bus_addr_t;
755 typedef u32 pci_bus_addr_t;
758 struct pci_bus_region {
759 pci_bus_addr_t start;
764 spinlock_t lock; /* Protects list, index */
765 struct list_head list; /* For IDs added at runtime */
770 * PCI Error Recovery System (PCI-ERS). If a PCI device driver provides
771 * a set of callbacks in struct pci_error_handlers, that device driver
772 * will be notified of PCI bus errors, and will be driven to recovery
773 * when an error occurs.
776 typedef unsigned int __bitwise pci_ers_result_t;
778 enum pci_ers_result {
779 /* No result/none/not supported in device driver */
780 PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1,
782 /* Device driver can recover without slot reset */
783 PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2,
785 /* Device driver wants slot to be reset */
786 PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3,
788 /* Device has completely failed, is unrecoverable */
789 PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4,
791 /* Device driver is fully recovered and operational */
792 PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5,
794 /* No AER capabilities registered for the driver */
795 PCI_ERS_RESULT_NO_AER_DRIVER = (__force pci_ers_result_t) 6,
798 /* PCI bus error event callbacks */
799 struct pci_error_handlers {
800 /* PCI bus error detected on this device */
801 pci_ers_result_t (*error_detected)(struct pci_dev *dev,
802 pci_channel_state_t error);
804 /* MMIO has been re-enabled, but not DMA */
805 pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev);
807 /* PCI slot has been reset */
808 pci_ers_result_t (*slot_reset)(struct pci_dev *dev);
810 /* PCI function reset prepare or completed */
811 void (*reset_prepare)(struct pci_dev *dev);
812 void (*reset_done)(struct pci_dev *dev);
814 /* Device driver may resume normal operations */
815 void (*resume)(struct pci_dev *dev);
822 * struct pci_driver - PCI driver structure
823 * @node: List of driver structures.
824 * @name: Driver name.
825 * @id_table: Pointer to table of device IDs the driver is
826 * interested in. Most drivers should export this
827 * table using MODULE_DEVICE_TABLE(pci,...).
828 * @probe: This probing function gets called (during execution
829 * of pci_register_driver() for already existing
830 * devices or later if a new device gets inserted) for
831 * all PCI devices which match the ID table and are not
832 * "owned" by the other drivers yet. This function gets
833 * passed a "struct pci_dev \*" for each device whose
834 * entry in the ID table matches the device. The probe
835 * function returns zero when the driver chooses to
836 * take "ownership" of the device or an error code
837 * (negative number) otherwise.
838 * The probe function always gets called from process
839 * context, so it can sleep.
840 * @remove: The remove() function gets called whenever a device
841 * being handled by this driver is removed (either during
842 * deregistration of the driver or when it's manually
843 * pulled out of a hot-pluggable slot).
844 * The remove function always gets called from process
845 * context, so it can sleep.
846 * @suspend: Put device into low power state.
847 * @resume: Wake device from low power state.
848 * (Please see Documentation/power/pci.rst for descriptions
849 * of PCI Power Management and the related functions.)
850 * @shutdown: Hook into reboot_notifier_list (kernel/sys.c).
851 * Intended to stop any idling DMA operations.
852 * Useful for enabling wake-on-lan (NIC) or changing
853 * the power state of a device before reboot.
854 * e.g. drivers/net/e100.c.
855 * @sriov_configure: Optional driver callback to allow configuration of
856 * number of VFs to enable via sysfs "sriov_numvfs" file.
857 * @sriov_set_msix_vec_count: PF Driver callback to change number of MSI-X
858 * vectors on a VF. Triggered via sysfs "sriov_vf_msix_count".
859 * This will change MSI-X Table Size in the VF Message Control
861 * @sriov_get_vf_total_msix: PF driver callback to get the total number of
862 * MSI-X vectors available for distribution to the VFs.
863 * @err_handler: See Documentation/PCI/pci-error-recovery.rst
864 * @groups: Sysfs attribute groups.
865 * @dev_groups: Attributes attached to the device that will be
866 * created once it is bound to the driver.
867 * @driver: Driver model structure.
868 * @dynids: List of dynamically added device IDs.
871 struct list_head node;
873 const struct pci_device_id *id_table; /* Must be non-NULL for probe to be called */
874 int (*probe)(struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */
875 void (*remove)(struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */
876 int (*suspend)(struct pci_dev *dev, pm_message_t state); /* Device suspended */
877 int (*resume)(struct pci_dev *dev); /* Device woken up */
878 void (*shutdown)(struct pci_dev *dev);
879 int (*sriov_configure)(struct pci_dev *dev, int num_vfs); /* On PF */
880 int (*sriov_set_msix_vec_count)(struct pci_dev *vf, int msix_vec_count); /* On PF */
881 u32 (*sriov_get_vf_total_msix)(struct pci_dev *pf);
882 const struct pci_error_handlers *err_handler;
883 const struct attribute_group **groups;
884 const struct attribute_group **dev_groups;
885 struct device_driver driver;
886 struct pci_dynids dynids;
889 #define to_pci_driver(drv) container_of(drv, struct pci_driver, driver)
892 * PCI_DEVICE - macro used to describe a specific PCI device
893 * @vend: the 16 bit PCI Vendor ID
894 * @dev: the 16 bit PCI Device ID
896 * This macro is used to create a struct pci_device_id that matches a
897 * specific device. The subvendor and subdevice fields will be set to
900 #define PCI_DEVICE(vend,dev) \
901 .vendor = (vend), .device = (dev), \
902 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
905 * PCI_DEVICE_DRIVER_OVERRIDE - macro used to describe a PCI device with
906 * override_only flags.
907 * @vend: the 16 bit PCI Vendor ID
908 * @dev: the 16 bit PCI Device ID
909 * @driver_override: the 32 bit PCI Device override_only
911 * This macro is used to create a struct pci_device_id that matches only a
912 * driver_override device. The subvendor and subdevice fields will be set to
915 #define PCI_DEVICE_DRIVER_OVERRIDE(vend, dev, driver_override) \
916 .vendor = (vend), .device = (dev), .subvendor = PCI_ANY_ID, \
917 .subdevice = PCI_ANY_ID, .override_only = (driver_override)
920 * PCI_DRIVER_OVERRIDE_DEVICE_VFIO - macro used to describe a VFIO
921 * "driver_override" PCI device.
922 * @vend: the 16 bit PCI Vendor ID
923 * @dev: the 16 bit PCI Device ID
925 * This macro is used to create a struct pci_device_id that matches a
926 * specific device. The subvendor and subdevice fields will be set to
927 * PCI_ANY_ID and the driver_override will be set to
928 * PCI_ID_F_VFIO_DRIVER_OVERRIDE.
930 #define PCI_DRIVER_OVERRIDE_DEVICE_VFIO(vend, dev) \
931 PCI_DEVICE_DRIVER_OVERRIDE(vend, dev, PCI_ID_F_VFIO_DRIVER_OVERRIDE)
934 * PCI_DEVICE_SUB - macro used to describe a specific PCI device with subsystem
935 * @vend: the 16 bit PCI Vendor ID
936 * @dev: the 16 bit PCI Device ID
937 * @subvend: the 16 bit PCI Subvendor ID
938 * @subdev: the 16 bit PCI Subdevice ID
940 * This macro is used to create a struct pci_device_id that matches a
941 * specific device with subsystem information.
943 #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
944 .vendor = (vend), .device = (dev), \
945 .subvendor = (subvend), .subdevice = (subdev)
948 * PCI_DEVICE_CLASS - macro used to describe a specific PCI device class
949 * @dev_class: the class, subclass, prog-if triple for this device
950 * @dev_class_mask: the class mask for this device
952 * This macro is used to create a struct pci_device_id that matches a
953 * specific PCI class. The vendor, device, subvendor, and subdevice
954 * fields will be set to PCI_ANY_ID.
956 #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \
957 .class = (dev_class), .class_mask = (dev_class_mask), \
958 .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
959 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
962 * PCI_VDEVICE - macro used to describe a specific PCI device in short form
963 * @vend: the vendor name
964 * @dev: the 16 bit PCI Device ID
966 * This macro is used to create a struct pci_device_id that matches a
967 * specific PCI device. The subvendor, and subdevice fields will be set
968 * to PCI_ANY_ID. The macro allows the next field to follow as the device
971 #define PCI_VDEVICE(vend, dev) \
972 .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
973 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
976 * PCI_DEVICE_DATA - macro used to describe a specific PCI device in very short form
977 * @vend: the vendor name (without PCI_VENDOR_ID_ prefix)
978 * @dev: the device name (without PCI_DEVICE_ID_<vend>_ prefix)
979 * @data: the driver data to be filled
981 * This macro is used to create a struct pci_device_id that matches a
982 * specific PCI device. The subvendor, and subdevice fields will be set
985 #define PCI_DEVICE_DATA(vend, dev, data) \
986 .vendor = PCI_VENDOR_ID_##vend, .device = PCI_DEVICE_ID_##vend##_##dev, \
987 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0, \
988 .driver_data = (kernel_ulong_t)(data)
991 PCI_REASSIGN_ALL_RSRC = 0x00000001, /* Ignore firmware setup */
992 PCI_REASSIGN_ALL_BUS = 0x00000002, /* Reassign all bus numbers */
993 PCI_PROBE_ONLY = 0x00000004, /* Use existing setup */
994 PCI_CAN_SKIP_ISA_ALIGN = 0x00000008, /* Don't do ISA alignment */
995 PCI_ENABLE_PROC_DOMAINS = 0x00000010, /* Enable domains in /proc */
996 PCI_COMPAT_DOMAIN_0 = 0x00000020, /* ... except domain 0 */
997 PCI_SCAN_ALL_PCIE_DEVS = 0x00000040, /* Scan all, not just dev 0 */
1000 #define PCI_IRQ_LEGACY (1 << 0) /* Allow legacy interrupts */
1001 #define PCI_IRQ_MSI (1 << 1) /* Allow MSI interrupts */
1002 #define PCI_IRQ_MSIX (1 << 2) /* Allow MSI-X interrupts */
1003 #define PCI_IRQ_AFFINITY (1 << 3) /* Auto-assign affinity */
1005 /* These external functions are only available when PCI support is enabled */
1008 extern unsigned int pci_flags;
1010 static inline void pci_set_flags(int flags) { pci_flags = flags; }
1011 static inline void pci_add_flags(int flags) { pci_flags |= flags; }
1012 static inline void pci_clear_flags(int flags) { pci_flags &= ~flags; }
1013 static inline int pci_has_flag(int flag) { return pci_flags & flag; }
1015 void pcie_bus_configure_settings(struct pci_bus *bus);
1017 enum pcie_bus_config_types {
1018 PCIE_BUS_TUNE_OFF, /* Don't touch MPS at all */
1019 PCIE_BUS_DEFAULT, /* Ensure MPS matches upstream bridge */
1020 PCIE_BUS_SAFE, /* Use largest MPS boot-time devices support */
1021 PCIE_BUS_PERFORMANCE, /* Use MPS and MRRS for best performance */
1022 PCIE_BUS_PEER2PEER, /* Set MPS = 128 for all devices */
1025 extern enum pcie_bus_config_types pcie_bus_config;
1027 extern struct bus_type pci_bus_type;
1029 /* Do NOT directly access these two variables, unless you are arch-specific PCI
1030 * code, or PCI core code. */
1031 extern struct list_head pci_root_buses; /* List of all known PCI buses */
1032 /* Some device drivers need know if PCI is initiated */
1033 int no_pci_devices(void);
1035 void pcibios_resource_survey_bus(struct pci_bus *bus);
1036 void pcibios_bus_add_device(struct pci_dev *pdev);
1037 void pcibios_add_bus(struct pci_bus *bus);
1038 void pcibios_remove_bus(struct pci_bus *bus);
1039 void pcibios_fixup_bus(struct pci_bus *);
1040 int __must_check pcibios_enable_device(struct pci_dev *, int mask);
1041 /* Architecture-specific versions may override this (weak) */
1042 char *pcibios_setup(char *str);
1044 /* Used only when drivers/pci/setup.c is used */
1045 resource_size_t pcibios_align_resource(void *, const struct resource *,
1049 /* Weak but can be overridden by arch */
1050 void pci_fixup_cardbus(struct pci_bus *);
1052 /* Generic PCI functions used internally */
1054 void pcibios_resource_to_bus(struct pci_bus *bus, struct pci_bus_region *region,
1055 struct resource *res);
1056 void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res,
1057 struct pci_bus_region *region);
1058 void pcibios_scan_specific_bus(int busn);
1059 struct pci_bus *pci_find_bus(int domain, int busnr);
1060 void pci_bus_add_devices(const struct pci_bus *bus);
1061 struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata);
1062 struct pci_bus *pci_create_root_bus(struct device *parent, int bus,
1063 struct pci_ops *ops, void *sysdata,
1064 struct list_head *resources);
1065 int pci_host_probe(struct pci_host_bridge *bridge);
1066 int pci_bus_insert_busn_res(struct pci_bus *b, int bus, int busmax);
1067 int pci_bus_update_busn_res_end(struct pci_bus *b, int busmax);
1068 void pci_bus_release_busn_res(struct pci_bus *b);
1069 struct pci_bus *pci_scan_root_bus(struct device *parent, int bus,
1070 struct pci_ops *ops, void *sysdata,
1071 struct list_head *resources);
1072 int pci_scan_root_bus_bridge(struct pci_host_bridge *bridge);
1073 struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev,
1075 struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr,
1077 struct hotplug_slot *hotplug);
1078 void pci_destroy_slot(struct pci_slot *slot);
1080 void pci_dev_assign_slot(struct pci_dev *dev);
1082 static inline void pci_dev_assign_slot(struct pci_dev *dev) { }
1084 int pci_scan_slot(struct pci_bus *bus, int devfn);
1085 struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn);
1086 void pci_device_add(struct pci_dev *dev, struct pci_bus *bus);
1087 unsigned int pci_scan_child_bus(struct pci_bus *bus);
1088 void pci_bus_add_device(struct pci_dev *dev);
1089 void pci_read_bridge_bases(struct pci_bus *child);
1090 struct resource *pci_find_parent_resource(const struct pci_dev *dev,
1091 struct resource *res);
1092 u8 pci_swizzle_interrupt_pin(const struct pci_dev *dev, u8 pin);
1093 int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge);
1094 u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp);
1095 struct pci_dev *pci_dev_get(struct pci_dev *dev);
1096 void pci_dev_put(struct pci_dev *dev);
1097 void pci_remove_bus(struct pci_bus *b);
1098 void pci_stop_and_remove_bus_device(struct pci_dev *dev);
1099 void pci_stop_and_remove_bus_device_locked(struct pci_dev *dev);
1100 void pci_stop_root_bus(struct pci_bus *bus);
1101 void pci_remove_root_bus(struct pci_bus *bus);
1102 void pci_setup_cardbus(struct pci_bus *bus);
1103 void pcibios_setup_bridge(struct pci_bus *bus, unsigned long type);
1104 void pci_sort_breadthfirst(void);
1105 #define dev_is_pci(d) ((d)->bus == &pci_bus_type)
1106 #define dev_is_pf(d) ((dev_is_pci(d) ? to_pci_dev(d)->is_physfn : false))
1108 /* Generic PCI functions exported to card drivers */
1110 u8 pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap);
1111 u8 pci_find_capability(struct pci_dev *dev, int cap);
1112 u8 pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap);
1113 u8 pci_find_ht_capability(struct pci_dev *dev, int ht_cap);
1114 u8 pci_find_next_ht_capability(struct pci_dev *dev, u8 pos, int ht_cap);
1115 u16 pci_find_ext_capability(struct pci_dev *dev, int cap);
1116 u16 pci_find_next_ext_capability(struct pci_dev *dev, u16 pos, int cap);
1117 struct pci_bus *pci_find_next_bus(const struct pci_bus *from);
1118 u16 pci_find_vsec_capability(struct pci_dev *dev, u16 vendor, int cap);
1120 u64 pci_get_dsn(struct pci_dev *dev);
1122 struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device,
1123 struct pci_dev *from);
1124 struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device,
1125 unsigned int ss_vendor, unsigned int ss_device,
1126 struct pci_dev *from);
1127 struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn);
1128 struct pci_dev *pci_get_domain_bus_and_slot(int domain, unsigned int bus,
1129 unsigned int devfn);
1130 struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from);
1131 int pci_dev_present(const struct pci_device_id *ids);
1133 int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn,
1134 int where, u8 *val);
1135 int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn,
1136 int where, u16 *val);
1137 int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn,
1138 int where, u32 *val);
1139 int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn,
1141 int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn,
1142 int where, u16 val);
1143 int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn,
1144 int where, u32 val);
1146 int pci_generic_config_read(struct pci_bus *bus, unsigned int devfn,
1147 int where, int size, u32 *val);
1148 int pci_generic_config_write(struct pci_bus *bus, unsigned int devfn,
1149 int where, int size, u32 val);
1150 int pci_generic_config_read32(struct pci_bus *bus, unsigned int devfn,
1151 int where, int size, u32 *val);
1152 int pci_generic_config_write32(struct pci_bus *bus, unsigned int devfn,
1153 int where, int size, u32 val);
1155 struct pci_ops *pci_bus_set_ops(struct pci_bus *bus, struct pci_ops *ops);
1157 int pci_read_config_byte(const struct pci_dev *dev, int where, u8 *val);
1158 int pci_read_config_word(const struct pci_dev *dev, int where, u16 *val);
1159 int pci_read_config_dword(const struct pci_dev *dev, int where, u32 *val);
1160 int pci_write_config_byte(const struct pci_dev *dev, int where, u8 val);
1161 int pci_write_config_word(const struct pci_dev *dev, int where, u16 val);
1162 int pci_write_config_dword(const struct pci_dev *dev, int where, u32 val);
1164 int pcie_capability_read_word(struct pci_dev *dev, int pos, u16 *val);
1165 int pcie_capability_read_dword(struct pci_dev *dev, int pos, u32 *val);
1166 int pcie_capability_write_word(struct pci_dev *dev, int pos, u16 val);
1167 int pcie_capability_write_dword(struct pci_dev *dev, int pos, u32 val);
1168 int pcie_capability_clear_and_set_word(struct pci_dev *dev, int pos,
1169 u16 clear, u16 set);
1170 int pcie_capability_clear_and_set_dword(struct pci_dev *dev, int pos,
1171 u32 clear, u32 set);
1173 static inline int pcie_capability_set_word(struct pci_dev *dev, int pos,
1176 return pcie_capability_clear_and_set_word(dev, pos, 0, set);
1179 static inline int pcie_capability_set_dword(struct pci_dev *dev, int pos,
1182 return pcie_capability_clear_and_set_dword(dev, pos, 0, set);
1185 static inline int pcie_capability_clear_word(struct pci_dev *dev, int pos,
1188 return pcie_capability_clear_and_set_word(dev, pos, clear, 0);
1191 static inline int pcie_capability_clear_dword(struct pci_dev *dev, int pos,
1194 return pcie_capability_clear_and_set_dword(dev, pos, clear, 0);
1197 /* User-space driven config access */
1198 int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val);
1199 int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val);
1200 int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val);
1201 int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val);
1202 int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val);
1203 int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val);
1205 int __must_check pci_enable_device(struct pci_dev *dev);
1206 int __must_check pci_enable_device_io(struct pci_dev *dev);
1207 int __must_check pci_enable_device_mem(struct pci_dev *dev);
1208 int __must_check pci_reenable_device(struct pci_dev *);
1209 int __must_check pcim_enable_device(struct pci_dev *pdev);
1210 void pcim_pin_device(struct pci_dev *pdev);
1212 static inline bool pci_intx_mask_supported(struct pci_dev *pdev)
1215 * INTx masking is supported if PCI_COMMAND_INTX_DISABLE is
1216 * writable and no quirk has marked the feature broken.
1218 return !pdev->broken_intx_masking;
1221 static inline int pci_is_enabled(struct pci_dev *pdev)
1223 return (atomic_read(&pdev->enable_cnt) > 0);
1226 static inline int pci_is_managed(struct pci_dev *pdev)
1228 return pdev->is_managed;
1231 void pci_disable_device(struct pci_dev *dev);
1233 extern unsigned int pcibios_max_latency;
1234 void pci_set_master(struct pci_dev *dev);
1235 void pci_clear_master(struct pci_dev *dev);
1237 int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state);
1238 int pci_set_cacheline_size(struct pci_dev *dev);
1239 int __must_check pci_set_mwi(struct pci_dev *dev);
1240 int __must_check pcim_set_mwi(struct pci_dev *dev);
1241 int pci_try_set_mwi(struct pci_dev *dev);
1242 void pci_clear_mwi(struct pci_dev *dev);
1243 void pci_disable_parity(struct pci_dev *dev);
1244 void pci_intx(struct pci_dev *dev, int enable);
1245 bool pci_check_and_mask_intx(struct pci_dev *dev);
1246 bool pci_check_and_unmask_intx(struct pci_dev *dev);
1247 int pci_wait_for_pending(struct pci_dev *dev, int pos, u16 mask);
1248 int pci_wait_for_pending_transaction(struct pci_dev *dev);
1249 int pcix_get_max_mmrbc(struct pci_dev *dev);
1250 int pcix_get_mmrbc(struct pci_dev *dev);
1251 int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc);
1252 int pcie_get_readrq(struct pci_dev *dev);
1253 int pcie_set_readrq(struct pci_dev *dev, int rq);
1254 int pcie_get_mps(struct pci_dev *dev);
1255 int pcie_set_mps(struct pci_dev *dev, int mps);
1256 u32 pcie_bandwidth_available(struct pci_dev *dev, struct pci_dev **limiting_dev,
1257 enum pci_bus_speed *speed,
1258 enum pcie_link_width *width);
1259 void pcie_print_link_status(struct pci_dev *dev);
1260 bool pcie_has_flr(struct pci_dev *dev);
1261 int pcie_flr(struct pci_dev *dev);
1262 int __pci_reset_function_locked(struct pci_dev *dev);
1263 int pci_reset_function(struct pci_dev *dev);
1264 int pci_reset_function_locked(struct pci_dev *dev);
1265 int pci_try_reset_function(struct pci_dev *dev);
1266 int pci_probe_reset_slot(struct pci_slot *slot);
1267 int pci_probe_reset_bus(struct pci_bus *bus);
1268 int pci_reset_bus(struct pci_dev *dev);
1269 void pci_reset_secondary_bus(struct pci_dev *dev);
1270 void pcibios_reset_secondary_bus(struct pci_dev *dev);
1271 void pci_update_resource(struct pci_dev *dev, int resno);
1272 int __must_check pci_assign_resource(struct pci_dev *dev, int i);
1273 int __must_check pci_reassign_resource(struct pci_dev *dev, int i, resource_size_t add_size, resource_size_t align);
1274 void pci_release_resource(struct pci_dev *dev, int resno);
1275 static inline int pci_rebar_bytes_to_size(u64 bytes)
1277 bytes = roundup_pow_of_two(bytes);
1279 /* Return BAR size as defined in the resizable BAR specification */
1280 return max(ilog2(bytes), 20) - 20;
1283 u32 pci_rebar_get_possible_sizes(struct pci_dev *pdev, int bar);
1284 int __must_check pci_resize_resource(struct pci_dev *dev, int i, int size);
1285 int pci_select_bars(struct pci_dev *dev, unsigned long flags);
1286 bool pci_device_is_present(struct pci_dev *pdev);
1287 void pci_ignore_hotplug(struct pci_dev *dev);
1288 struct pci_dev *pci_real_dma_dev(struct pci_dev *dev);
1289 int pci_status_get_and_clear_errors(struct pci_dev *pdev);
1291 int __printf(6, 7) pci_request_irq(struct pci_dev *dev, unsigned int nr,
1292 irq_handler_t handler, irq_handler_t thread_fn, void *dev_id,
1293 const char *fmt, ...);
1294 void pci_free_irq(struct pci_dev *dev, unsigned int nr, void *dev_id);
1296 /* ROM control related routines */
1297 int pci_enable_rom(struct pci_dev *pdev);
1298 void pci_disable_rom(struct pci_dev *pdev);
1299 void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size);
1300 void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom);
1302 /* Power management related routines */
1303 int pci_save_state(struct pci_dev *dev);
1304 void pci_restore_state(struct pci_dev *dev);
1305 struct pci_saved_state *pci_store_saved_state(struct pci_dev *dev);
1306 int pci_load_saved_state(struct pci_dev *dev,
1307 struct pci_saved_state *state);
1308 int pci_load_and_free_saved_state(struct pci_dev *dev,
1309 struct pci_saved_state **state);
1310 struct pci_cap_saved_state *pci_find_saved_cap(struct pci_dev *dev, char cap);
1311 struct pci_cap_saved_state *pci_find_saved_ext_cap(struct pci_dev *dev,
1313 int pci_add_cap_save_buffer(struct pci_dev *dev, char cap, unsigned int size);
1314 int pci_add_ext_cap_save_buffer(struct pci_dev *dev,
1315 u16 cap, unsigned int size);
1316 int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state);
1317 int pci_set_power_state(struct pci_dev *dev, pci_power_t state);
1318 pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state);
1319 bool pci_pme_capable(struct pci_dev *dev, pci_power_t state);
1320 void pci_pme_active(struct pci_dev *dev, bool enable);
1321 int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable);
1322 int pci_wake_from_d3(struct pci_dev *dev, bool enable);
1323 int pci_prepare_to_sleep(struct pci_dev *dev);
1324 int pci_back_from_sleep(struct pci_dev *dev);
1325 bool pci_dev_run_wake(struct pci_dev *dev);
1326 void pci_d3cold_enable(struct pci_dev *dev);
1327 void pci_d3cold_disable(struct pci_dev *dev);
1328 bool pcie_relaxed_ordering_enabled(struct pci_dev *dev);
1329 void pci_resume_bus(struct pci_bus *bus);
1330 void pci_bus_set_current_state(struct pci_bus *bus, pci_power_t state);
1332 /* For use by arch with custom probe code */
1333 void set_pcie_port_type(struct pci_dev *pdev);
1334 void set_pcie_hotplug_bridge(struct pci_dev *pdev);
1336 /* Functions for PCI Hotplug drivers to use */
1337 unsigned int pci_rescan_bus_bridge_resize(struct pci_dev *bridge);
1338 unsigned int pci_rescan_bus(struct pci_bus *bus);
1339 void pci_lock_rescan_remove(void);
1340 void pci_unlock_rescan_remove(void);
1342 /* Vital Product Data routines */
1343 ssize_t pci_read_vpd(struct pci_dev *dev, loff_t pos, size_t count, void *buf);
1344 ssize_t pci_write_vpd(struct pci_dev *dev, loff_t pos, size_t count, const void *buf);
1346 /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */
1347 resource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx);
1348 void pci_bus_assign_resources(const struct pci_bus *bus);
1349 void pci_bus_claim_resources(struct pci_bus *bus);
1350 void pci_bus_size_bridges(struct pci_bus *bus);
1351 int pci_claim_resource(struct pci_dev *, int);
1352 int pci_claim_bridge_resource(struct pci_dev *bridge, int i);
1353 void pci_assign_unassigned_resources(void);
1354 void pci_assign_unassigned_bridge_resources(struct pci_dev *bridge);
1355 void pci_assign_unassigned_bus_resources(struct pci_bus *bus);
1356 void pci_assign_unassigned_root_bus_resources(struct pci_bus *bus);
1357 int pci_reassign_bridge_resources(struct pci_dev *bridge, unsigned long type);
1358 void pdev_enable_device(struct pci_dev *);
1359 int pci_enable_resources(struct pci_dev *, int mask);
1360 void pci_assign_irq(struct pci_dev *dev);
1361 struct resource *pci_find_resource(struct pci_dev *dev, struct resource *res);
1362 #define HAVE_PCI_REQ_REGIONS 2
1363 int __must_check pci_request_regions(struct pci_dev *, const char *);
1364 int __must_check pci_request_regions_exclusive(struct pci_dev *, const char *);
1365 void pci_release_regions(struct pci_dev *);
1366 int __must_check pci_request_region(struct pci_dev *, int, const char *);
1367 void pci_release_region(struct pci_dev *, int);
1368 int pci_request_selected_regions(struct pci_dev *, int, const char *);
1369 int pci_request_selected_regions_exclusive(struct pci_dev *, int, const char *);
1370 void pci_release_selected_regions(struct pci_dev *, int);
1372 /* drivers/pci/bus.c */
1373 void pci_add_resource(struct list_head *resources, struct resource *res);
1374 void pci_add_resource_offset(struct list_head *resources, struct resource *res,
1375 resource_size_t offset);
1376 void pci_free_resource_list(struct list_head *resources);
1377 void pci_bus_add_resource(struct pci_bus *bus, struct resource *res,
1378 unsigned int flags);
1379 struct resource *pci_bus_resource_n(const struct pci_bus *bus, int n);
1380 void pci_bus_remove_resources(struct pci_bus *bus);
1381 int devm_request_pci_bus_resources(struct device *dev,
1382 struct list_head *resources);
1384 /* Temporary until new and working PCI SBR API in place */
1385 int pci_bridge_secondary_bus_reset(struct pci_dev *dev);
1387 #define pci_bus_for_each_resource(bus, res, i) \
1389 (res = pci_bus_resource_n(bus, i)) || i < PCI_BRIDGE_RESOURCE_NUM; \
1392 int __must_check pci_bus_alloc_resource(struct pci_bus *bus,
1393 struct resource *res, resource_size_t size,
1394 resource_size_t align, resource_size_t min,
1395 unsigned long type_mask,
1396 resource_size_t (*alignf)(void *,
1397 const struct resource *,
1403 int pci_register_io_range(struct fwnode_handle *fwnode, phys_addr_t addr,
1404 resource_size_t size);
1405 unsigned long pci_address_to_pio(phys_addr_t addr);
1406 phys_addr_t pci_pio_to_address(unsigned long pio);
1407 int pci_remap_iospace(const struct resource *res, phys_addr_t phys_addr);
1408 int devm_pci_remap_iospace(struct device *dev, const struct resource *res,
1409 phys_addr_t phys_addr);
1410 void pci_unmap_iospace(struct resource *res);
1411 void __iomem *devm_pci_remap_cfgspace(struct device *dev,
1412 resource_size_t offset,
1413 resource_size_t size);
1414 void __iomem *devm_pci_remap_cfg_resource(struct device *dev,
1415 struct resource *res);
1417 static inline pci_bus_addr_t pci_bus_address(struct pci_dev *pdev, int bar)
1419 struct pci_bus_region region;
1421 pcibios_resource_to_bus(pdev->bus, ®ion, &pdev->resource[bar]);
1422 return region.start;
1425 /* Proper probing supporting hot-pluggable devices */
1426 int __must_check __pci_register_driver(struct pci_driver *, struct module *,
1427 const char *mod_name);
1429 /* pci_register_driver() must be a macro so KBUILD_MODNAME can be expanded */
1430 #define pci_register_driver(driver) \
1431 __pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME)
1433 void pci_unregister_driver(struct pci_driver *dev);
1436 * module_pci_driver() - Helper macro for registering a PCI driver
1437 * @__pci_driver: pci_driver struct
1439 * Helper macro for PCI drivers which do not do anything special in module
1440 * init/exit. This eliminates a lot of boilerplate. Each module may only
1441 * use this macro once, and calling it replaces module_init() and module_exit()
1443 #define module_pci_driver(__pci_driver) \
1444 module_driver(__pci_driver, pci_register_driver, pci_unregister_driver)
1447 * builtin_pci_driver() - Helper macro for registering a PCI driver
1448 * @__pci_driver: pci_driver struct
1450 * Helper macro for PCI drivers which do not do anything special in their
1451 * init code. This eliminates a lot of boilerplate. Each driver may only
1452 * use this macro once, and calling it replaces device_initcall(...)
1454 #define builtin_pci_driver(__pci_driver) \
1455 builtin_driver(__pci_driver, pci_register_driver)
1457 struct pci_driver *pci_dev_driver(const struct pci_dev *dev);
1458 int pci_add_dynid(struct pci_driver *drv,
1459 unsigned int vendor, unsigned int device,
1460 unsigned int subvendor, unsigned int subdevice,
1461 unsigned int class, unsigned int class_mask,
1462 unsigned long driver_data);
1463 const struct pci_device_id *pci_match_id(const struct pci_device_id *ids,
1464 struct pci_dev *dev);
1465 int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max,
1468 void pci_walk_bus(struct pci_bus *top, int (*cb)(struct pci_dev *, void *),
1470 int pci_cfg_space_size(struct pci_dev *dev);
1471 unsigned char pci_bus_max_busnr(struct pci_bus *bus);
1472 void pci_setup_bridge(struct pci_bus *bus);
1473 resource_size_t pcibios_window_alignment(struct pci_bus *bus,
1474 unsigned long type);
1476 #define PCI_VGA_STATE_CHANGE_BRIDGE (1 << 0)
1477 #define PCI_VGA_STATE_CHANGE_DECODES (1 << 1)
1479 int pci_set_vga_state(struct pci_dev *pdev, bool decode,
1480 unsigned int command_bits, u32 flags);
1483 * Virtual interrupts allow for more interrupts to be allocated
1484 * than the device has interrupts for. These are not programmed
1485 * into the device's MSI-X table and must be handled by some
1486 * other driver means.
1488 #define PCI_IRQ_VIRTUAL (1 << 4)
1490 #define PCI_IRQ_ALL_TYPES \
1491 (PCI_IRQ_LEGACY | PCI_IRQ_MSI | PCI_IRQ_MSIX)
1493 /* kmem_cache style wrapper around pci_alloc_consistent() */
1495 #include <linux/dmapool.h>
1497 #define pci_pool dma_pool
1498 #define pci_pool_create(name, pdev, size, align, allocation) \
1499 dma_pool_create(name, &pdev->dev, size, align, allocation)
1500 #define pci_pool_destroy(pool) dma_pool_destroy(pool)
1501 #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle)
1502 #define pci_pool_zalloc(pool, flags, handle) \
1503 dma_pool_zalloc(pool, flags, handle)
1504 #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr)
1507 u32 vector; /* Kernel uses to write allocated vector */
1508 u16 entry; /* Driver uses to specify entry, OS writes */
1511 #ifdef CONFIG_PCI_MSI
1512 int pci_msi_vec_count(struct pci_dev *dev);
1513 void pci_disable_msi(struct pci_dev *dev);
1514 int pci_msix_vec_count(struct pci_dev *dev);
1515 void pci_disable_msix(struct pci_dev *dev);
1516 void pci_restore_msi_state(struct pci_dev *dev);
1517 int pci_msi_enabled(void);
1518 int pci_enable_msi(struct pci_dev *dev);
1519 int pci_enable_msix_range(struct pci_dev *dev, struct msix_entry *entries,
1520 int minvec, int maxvec);
1521 static inline int pci_enable_msix_exact(struct pci_dev *dev,
1522 struct msix_entry *entries, int nvec)
1524 int rc = pci_enable_msix_range(dev, entries, nvec, nvec);
1529 int pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs,
1530 unsigned int max_vecs, unsigned int flags,
1531 struct irq_affinity *affd);
1533 void pci_free_irq_vectors(struct pci_dev *dev);
1534 int pci_irq_vector(struct pci_dev *dev, unsigned int nr);
1535 const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev, int vec);
1538 static inline int pci_msi_vec_count(struct pci_dev *dev) { return -ENOSYS; }
1539 static inline void pci_disable_msi(struct pci_dev *dev) { }
1540 static inline int pci_msix_vec_count(struct pci_dev *dev) { return -ENOSYS; }
1541 static inline void pci_disable_msix(struct pci_dev *dev) { }
1542 static inline void pci_restore_msi_state(struct pci_dev *dev) { }
1543 static inline int pci_msi_enabled(void) { return 0; }
1544 static inline int pci_enable_msi(struct pci_dev *dev)
1546 static inline int pci_enable_msix_range(struct pci_dev *dev,
1547 struct msix_entry *entries, int minvec, int maxvec)
1549 static inline int pci_enable_msix_exact(struct pci_dev *dev,
1550 struct msix_entry *entries, int nvec)
1554 pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs,
1555 unsigned int max_vecs, unsigned int flags,
1556 struct irq_affinity *aff_desc)
1558 if ((flags & PCI_IRQ_LEGACY) && min_vecs == 1 && dev->irq)
1563 static inline void pci_free_irq_vectors(struct pci_dev *dev)
1567 static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr)
1569 if (WARN_ON_ONCE(nr > 0))
1573 static inline const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev,
1576 return cpu_possible_mask;
1581 * pci_irqd_intx_xlate() - Translate PCI INTx value to an IRQ domain hwirq
1582 * @d: the INTx IRQ domain
1583 * @node: the DT node for the device whose interrupt we're translating
1584 * @intspec: the interrupt specifier data from the DT
1585 * @intsize: the number of entries in @intspec
1586 * @out_hwirq: pointer at which to write the hwirq number
1587 * @out_type: pointer at which to write the interrupt type
1589 * Translate a PCI INTx interrupt number from device tree in the range 1-4, as
1590 * stored in the standard PCI_INTERRUPT_PIN register, to a value in the range
1591 * 0-3 suitable for use in a 4 entry IRQ domain. That is, subtract one from the
1592 * INTx value to obtain the hwirq number.
1594 * Returns 0 on success, or -EINVAL if the interrupt specifier is out of range.
1596 static inline int pci_irqd_intx_xlate(struct irq_domain *d,
1597 struct device_node *node,
1599 unsigned int intsize,
1600 unsigned long *out_hwirq,
1601 unsigned int *out_type)
1603 const u32 intx = intspec[0];
1605 if (intx < PCI_INTERRUPT_INTA || intx > PCI_INTERRUPT_INTD)
1608 *out_hwirq = intx - PCI_INTERRUPT_INTA;
1612 #ifdef CONFIG_PCIEPORTBUS
1613 extern bool pcie_ports_disabled;
1614 extern bool pcie_ports_native;
1616 #define pcie_ports_disabled true
1617 #define pcie_ports_native false
1620 #define PCIE_LINK_STATE_L0S BIT(0)
1621 #define PCIE_LINK_STATE_L1 BIT(1)
1622 #define PCIE_LINK_STATE_CLKPM BIT(2)
1623 #define PCIE_LINK_STATE_L1_1 BIT(3)
1624 #define PCIE_LINK_STATE_L1_2 BIT(4)
1625 #define PCIE_LINK_STATE_L1_1_PCIPM BIT(5)
1626 #define PCIE_LINK_STATE_L1_2_PCIPM BIT(6)
1628 #ifdef CONFIG_PCIEASPM
1629 int pci_disable_link_state(struct pci_dev *pdev, int state);
1630 int pci_disable_link_state_locked(struct pci_dev *pdev, int state);
1631 void pcie_no_aspm(void);
1632 bool pcie_aspm_support_enabled(void);
1633 bool pcie_aspm_enabled(struct pci_dev *pdev);
1635 static inline int pci_disable_link_state(struct pci_dev *pdev, int state)
1637 static inline int pci_disable_link_state_locked(struct pci_dev *pdev, int state)
1639 static inline void pcie_no_aspm(void) { }
1640 static inline bool pcie_aspm_support_enabled(void) { return false; }
1641 static inline bool pcie_aspm_enabled(struct pci_dev *pdev) { return false; }
1644 #ifdef CONFIG_PCIEAER
1645 bool pci_aer_available(void);
1647 static inline bool pci_aer_available(void) { return false; }
1650 bool pci_ats_disabled(void);
1652 void pci_cfg_access_lock(struct pci_dev *dev);
1653 bool pci_cfg_access_trylock(struct pci_dev *dev);
1654 void pci_cfg_access_unlock(struct pci_dev *dev);
1656 int pci_dev_trylock(struct pci_dev *dev);
1657 void pci_dev_unlock(struct pci_dev *dev);
1660 * PCI domain support. Sometimes called PCI segment (eg by ACPI),
1661 * a PCI domain is defined to be a set of PCI buses which share
1662 * configuration space.
1664 #ifdef CONFIG_PCI_DOMAINS
1665 extern int pci_domains_supported;
1667 enum { pci_domains_supported = 0 };
1668 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
1669 static inline int pci_proc_domain(struct pci_bus *bus) { return 0; }
1670 #endif /* CONFIG_PCI_DOMAINS */
1673 * Generic implementation for PCI domain support. If your
1674 * architecture does not need custom management of PCI
1675 * domains then this implementation will be used
1677 #ifdef CONFIG_PCI_DOMAINS_GENERIC
1678 static inline int pci_domain_nr(struct pci_bus *bus)
1680 return bus->domain_nr;
1683 int acpi_pci_bus_find_domain_nr(struct pci_bus *bus);
1685 static inline int acpi_pci_bus_find_domain_nr(struct pci_bus *bus)
1688 int pci_bus_find_domain_nr(struct pci_bus *bus, struct device *parent);
1691 /* Some architectures require additional setup to direct VGA traffic */
1692 typedef int (*arch_set_vga_state_t)(struct pci_dev *pdev, bool decode,
1693 unsigned int command_bits, u32 flags);
1694 void pci_register_set_vga_state(arch_set_vga_state_t func);
1697 pci_request_io_regions(struct pci_dev *pdev, const char *name)
1699 return pci_request_selected_regions(pdev,
1700 pci_select_bars(pdev, IORESOURCE_IO), name);
1704 pci_release_io_regions(struct pci_dev *pdev)
1706 return pci_release_selected_regions(pdev,
1707 pci_select_bars(pdev, IORESOURCE_IO));
1711 pci_request_mem_regions(struct pci_dev *pdev, const char *name)
1713 return pci_request_selected_regions(pdev,
1714 pci_select_bars(pdev, IORESOURCE_MEM), name);
1718 pci_release_mem_regions(struct pci_dev *pdev)
1720 return pci_release_selected_regions(pdev,
1721 pci_select_bars(pdev, IORESOURCE_MEM));
1724 #else /* CONFIG_PCI is not enabled */
1726 static inline void pci_set_flags(int flags) { }
1727 static inline void pci_add_flags(int flags) { }
1728 static inline void pci_clear_flags(int flags) { }
1729 static inline int pci_has_flag(int flag) { return 0; }
1732 * If the system does not have PCI, clearly these return errors. Define
1733 * these as simple inline functions to avoid hair in drivers.
1735 #define _PCI_NOP(o, s, t) \
1736 static inline int pci_##o##_config_##s(struct pci_dev *dev, \
1738 { return PCIBIOS_FUNC_NOT_SUPPORTED; }
1740 #define _PCI_NOP_ALL(o, x) _PCI_NOP(o, byte, u8 x) \
1741 _PCI_NOP(o, word, u16 x) \
1742 _PCI_NOP(o, dword, u32 x)
1743 _PCI_NOP_ALL(read, *)
1744 _PCI_NOP_ALL(write,)
1746 static inline struct pci_dev *pci_get_device(unsigned int vendor,
1747 unsigned int device,
1748 struct pci_dev *from)
1751 static inline struct pci_dev *pci_get_subsys(unsigned int vendor,
1752 unsigned int device,
1753 unsigned int ss_vendor,
1754 unsigned int ss_device,
1755 struct pci_dev *from)
1758 static inline struct pci_dev *pci_get_class(unsigned int class,
1759 struct pci_dev *from)
1762 #define pci_dev_present(ids) (0)
1763 #define no_pci_devices() (1)
1764 #define pci_dev_put(dev) do { } while (0)
1766 static inline void pci_set_master(struct pci_dev *dev) { }
1767 static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; }
1768 static inline void pci_disable_device(struct pci_dev *dev) { }
1769 static inline int pcim_enable_device(struct pci_dev *pdev) { return -EIO; }
1770 static inline int pci_assign_resource(struct pci_dev *dev, int i)
1772 static inline int __pci_register_driver(struct pci_driver *drv,
1773 struct module *owner)
1775 static inline int pci_register_driver(struct pci_driver *drv)
1777 static inline void pci_unregister_driver(struct pci_driver *drv) { }
1778 static inline u8 pci_find_capability(struct pci_dev *dev, int cap)
1780 static inline int pci_find_next_capability(struct pci_dev *dev, u8 post,
1783 static inline int pci_find_ext_capability(struct pci_dev *dev, int cap)
1786 static inline u64 pci_get_dsn(struct pci_dev *dev)
1789 /* Power management related routines */
1790 static inline int pci_save_state(struct pci_dev *dev) { return 0; }
1791 static inline void pci_restore_state(struct pci_dev *dev) { }
1792 static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state)
1794 static inline int pci_wake_from_d3(struct pci_dev *dev, bool enable)
1796 static inline pci_power_t pci_choose_state(struct pci_dev *dev,
1799 static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state,
1803 static inline struct resource *pci_find_resource(struct pci_dev *dev,
1804 struct resource *res)
1806 static inline int pci_request_regions(struct pci_dev *dev, const char *res_name)
1808 static inline void pci_release_regions(struct pci_dev *dev) { }
1810 static inline int pci_register_io_range(struct fwnode_handle *fwnode,
1811 phys_addr_t addr, resource_size_t size)
1814 static inline unsigned long pci_address_to_pio(phys_addr_t addr) { return -1; }
1816 static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from)
1818 static inline struct pci_dev *pci_get_slot(struct pci_bus *bus,
1821 static inline struct pci_dev *pci_get_domain_bus_and_slot(int domain,
1822 unsigned int bus, unsigned int devfn)
1825 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
1826 static inline struct pci_dev *pci_dev_get(struct pci_dev *dev) { return NULL; }
1828 #define dev_is_pci(d) (false)
1829 #define dev_is_pf(d) (false)
1830 static inline bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags)
1832 static inline int pci_irqd_intx_xlate(struct irq_domain *d,
1833 struct device_node *node,
1835 unsigned int intsize,
1836 unsigned long *out_hwirq,
1837 unsigned int *out_type)
1840 static inline const struct pci_device_id *pci_match_id(const struct pci_device_id *ids,
1841 struct pci_dev *dev)
1843 static inline bool pci_ats_disabled(void) { return true; }
1845 static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr)
1851 pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs,
1852 unsigned int max_vecs, unsigned int flags,
1853 struct irq_affinity *aff_desc)
1857 #endif /* CONFIG_PCI */
1860 pci_alloc_irq_vectors(struct pci_dev *dev, unsigned int min_vecs,
1861 unsigned int max_vecs, unsigned int flags)
1863 return pci_alloc_irq_vectors_affinity(dev, min_vecs, max_vecs, flags,
1867 /* Include architecture-dependent settings and functions */
1869 #include <asm/pci.h>
1871 /* These two functions provide almost identical functionality. Depending
1872 * on the architecture, one will be implemented as a wrapper around the
1873 * other (in drivers/pci/mmap.c).
1875 * pci_mmap_resource_range() maps a specific BAR, and vm->vm_pgoff
1876 * is expected to be an offset within that region.
1878 * pci_mmap_page_range() is the legacy architecture-specific interface,
1879 * which accepts a "user visible" resource address converted by
1880 * pci_resource_to_user(), as used in the legacy mmap() interface in
1883 int pci_mmap_resource_range(struct pci_dev *dev, int bar,
1884 struct vm_area_struct *vma,
1885 enum pci_mmap_state mmap_state, int write_combine);
1886 int pci_mmap_page_range(struct pci_dev *pdev, int bar,
1887 struct vm_area_struct *vma,
1888 enum pci_mmap_state mmap_state, int write_combine);
1890 #ifndef arch_can_pci_mmap_wc
1891 #define arch_can_pci_mmap_wc() 0
1894 #ifndef arch_can_pci_mmap_io
1895 #define arch_can_pci_mmap_io() 0
1896 #define pci_iobar_pfn(pdev, bar, vma) (-EINVAL)
1898 int pci_iobar_pfn(struct pci_dev *pdev, int bar, struct vm_area_struct *vma);
1901 #ifndef pci_root_bus_fwnode
1902 #define pci_root_bus_fwnode(bus) NULL
1906 * These helpers provide future and backwards compatibility
1907 * for accessing popular PCI BAR info
1909 #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start)
1910 #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end)
1911 #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags)
1912 #define pci_resource_len(dev,bar) \
1913 ((pci_resource_start((dev), (bar)) == 0 && \
1914 pci_resource_end((dev), (bar)) == \
1915 pci_resource_start((dev), (bar))) ? 0 : \
1917 (pci_resource_end((dev), (bar)) - \
1918 pci_resource_start((dev), (bar)) + 1))
1921 * Similar to the helpers above, these manipulate per-pci_dev
1922 * driver-specific data. They are really just a wrapper around
1923 * the generic device structure functions of these calls.
1925 static inline void *pci_get_drvdata(struct pci_dev *pdev)
1927 return dev_get_drvdata(&pdev->dev);
1930 static inline void pci_set_drvdata(struct pci_dev *pdev, void *data)
1932 dev_set_drvdata(&pdev->dev, data);
1935 static inline const char *pci_name(const struct pci_dev *pdev)
1937 return dev_name(&pdev->dev);
1940 void pci_resource_to_user(const struct pci_dev *dev, int bar,
1941 const struct resource *rsrc,
1942 resource_size_t *start, resource_size_t *end);
1945 * The world is not perfect and supplies us with broken PCI devices.
1946 * For at least a part of these bugs we need a work-around, so both
1947 * generic (drivers/pci/quirks.c) and per-architecture code can define
1948 * fixup hooks to be called for particular buggy devices.
1952 u16 vendor; /* Or PCI_ANY_ID */
1953 u16 device; /* Or PCI_ANY_ID */
1954 u32 class; /* Or PCI_ANY_ID */
1955 unsigned int class_shift; /* should be 0, 8, 16 */
1956 #ifdef CONFIG_HAVE_ARCH_PREL32_RELOCATIONS
1959 void (*hook)(struct pci_dev *dev);
1963 enum pci_fixup_pass {
1964 pci_fixup_early, /* Before probing BARs */
1965 pci_fixup_header, /* After reading configuration header */
1966 pci_fixup_final, /* Final phase of device fixups */
1967 pci_fixup_enable, /* pci_enable_device() time */
1968 pci_fixup_resume, /* pci_device_resume() */
1969 pci_fixup_suspend, /* pci_device_suspend() */
1970 pci_fixup_resume_early, /* pci_device_resume_early() */
1971 pci_fixup_suspend_late, /* pci_device_suspend_late() */
1974 #ifdef CONFIG_HAVE_ARCH_PREL32_RELOCATIONS
1975 #define ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
1976 class_shift, hook) \
1977 __ADDRESSABLE(hook) \
1978 asm(".section " #sec ", \"a\" \n" \
1980 ".short " #vendor ", " #device " \n" \
1981 ".long " #class ", " #class_shift " \n" \
1982 ".long " #hook " - . \n" \
1986 * Clang's LTO may rename static functions in C, but has no way to
1987 * handle such renamings when referenced from inline asm. To work
1988 * around this, create global C stubs for these cases.
1990 #ifdef CONFIG_LTO_CLANG
1991 #define __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
1992 class_shift, hook, stub) \
1993 void __cficanonical stub(struct pci_dev *dev); \
1994 void __cficanonical stub(struct pci_dev *dev) \
1998 ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
2001 #define __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
2002 class_shift, hook, stub) \
2003 ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
2007 #define DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
2008 class_shift, hook) \
2009 __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \
2010 class_shift, hook, __UNIQUE_ID(hook))
2012 /* Anonymous variables would be nice... */
2013 #define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, class, \
2014 class_shift, hook) \
2015 static const struct pci_fixup __PASTE(__pci_fixup_##name,__LINE__) __used \
2016 __attribute__((__section__(#section), aligned((sizeof(void *))))) \
2017 = { vendor, device, class, class_shift, hook };
2020 #define DECLARE_PCI_FIXUP_CLASS_EARLY(vendor, device, class, \
2021 class_shift, hook) \
2022 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \
2023 hook, vendor, device, class, class_shift, hook)
2024 #define DECLARE_PCI_FIXUP_CLASS_HEADER(vendor, device, class, \
2025 class_shift, hook) \
2026 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \
2027 hook, vendor, device, class, class_shift, hook)
2028 #define DECLARE_PCI_FIXUP_CLASS_FINAL(vendor, device, class, \
2029 class_shift, hook) \
2030 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \
2031 hook, vendor, device, class, class_shift, hook)
2032 #define DECLARE_PCI_FIXUP_CLASS_ENABLE(vendor, device, class, \
2033 class_shift, hook) \
2034 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \
2035 hook, vendor, device, class, class_shift, hook)
2036 #define DECLARE_PCI_FIXUP_CLASS_RESUME(vendor, device, class, \
2037 class_shift, hook) \
2038 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \
2039 resume##hook, vendor, device, class, class_shift, hook)
2040 #define DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(vendor, device, class, \
2041 class_shift, hook) \
2042 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \
2043 resume_early##hook, vendor, device, class, class_shift, hook)
2044 #define DECLARE_PCI_FIXUP_CLASS_SUSPEND(vendor, device, class, \
2045 class_shift, hook) \
2046 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \
2047 suspend##hook, vendor, device, class, class_shift, hook)
2048 #define DECLARE_PCI_FIXUP_CLASS_SUSPEND_LATE(vendor, device, class, \
2049 class_shift, hook) \
2050 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \
2051 suspend_late##hook, vendor, device, class, class_shift, hook)
2053 #define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook) \
2054 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \
2055 hook, vendor, device, PCI_ANY_ID, 0, hook)
2056 #define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook) \
2057 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \
2058 hook, vendor, device, PCI_ANY_ID, 0, hook)
2059 #define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook) \
2060 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \
2061 hook, vendor, device, PCI_ANY_ID, 0, hook)
2062 #define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook) \
2063 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \
2064 hook, vendor, device, PCI_ANY_ID, 0, hook)
2065 #define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook) \
2066 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \
2067 resume##hook, vendor, device, PCI_ANY_ID, 0, hook)
2068 #define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook) \
2069 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \
2070 resume_early##hook, vendor, device, PCI_ANY_ID, 0, hook)
2071 #define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook) \
2072 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \
2073 suspend##hook, vendor, device, PCI_ANY_ID, 0, hook)
2074 #define DECLARE_PCI_FIXUP_SUSPEND_LATE(vendor, device, hook) \
2075 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \
2076 suspend_late##hook, vendor, device, PCI_ANY_ID, 0, hook)
2078 #ifdef CONFIG_PCI_QUIRKS
2079 void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev);
2081 static inline void pci_fixup_device(enum pci_fixup_pass pass,
2082 struct pci_dev *dev) { }
2085 void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen);
2086 void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr);
2087 void __iomem * const *pcim_iomap_table(struct pci_dev *pdev);
2088 int pcim_iomap_regions(struct pci_dev *pdev, int mask, const char *name);
2089 int pcim_iomap_regions_request_all(struct pci_dev *pdev, int mask,
2091 void pcim_iounmap_regions(struct pci_dev *pdev, int mask);
2093 extern int pci_pci_problems;
2094 #define PCIPCI_FAIL 1 /* No PCI PCI DMA */
2095 #define PCIPCI_TRITON 2
2096 #define PCIPCI_NATOMA 4
2097 #define PCIPCI_VIAETBF 8
2098 #define PCIPCI_VSFX 16
2099 #define PCIPCI_ALIMAGIK 32 /* Need low latency setting */
2100 #define PCIAGP_FAIL 64 /* No PCI to AGP DMA */
2102 extern unsigned long pci_cardbus_io_size;
2103 extern unsigned long pci_cardbus_mem_size;
2104 extern u8 pci_dfl_cache_line_size;
2105 extern u8 pci_cache_line_size;
2107 /* Architecture-specific versions may override these (weak) */
2108 void pcibios_disable_device(struct pci_dev *dev);
2109 void pcibios_set_master(struct pci_dev *dev);
2110 int pcibios_set_pcie_reset_state(struct pci_dev *dev,
2111 enum pcie_reset_state state);
2112 int pcibios_add_device(struct pci_dev *dev);
2113 void pcibios_release_device(struct pci_dev *dev);
2115 void pcibios_penalize_isa_irq(int irq, int active);
2117 static inline void pcibios_penalize_isa_irq(int irq, int active) {}
2119 int pcibios_alloc_irq(struct pci_dev *dev);
2120 void pcibios_free_irq(struct pci_dev *dev);
2121 resource_size_t pcibios_default_alignment(void);
2123 #if defined(CONFIG_PCI_MMCONFIG) || defined(CONFIG_ACPI_MCFG)
2124 void __init pci_mmcfg_early_init(void);
2125 void __init pci_mmcfg_late_init(void);
2127 static inline void pci_mmcfg_early_init(void) { }
2128 static inline void pci_mmcfg_late_init(void) { }
2131 int pci_ext_cfg_avail(void);
2133 void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar);
2134 void __iomem *pci_ioremap_wc_bar(struct pci_dev *pdev, int bar);
2136 #ifdef CONFIG_PCI_IOV
2137 int pci_iov_virtfn_bus(struct pci_dev *dev, int id);
2138 int pci_iov_virtfn_devfn(struct pci_dev *dev, int id);
2140 int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn);
2141 void pci_disable_sriov(struct pci_dev *dev);
2143 int pci_iov_sysfs_link(struct pci_dev *dev, struct pci_dev *virtfn, int id);
2144 int pci_iov_add_virtfn(struct pci_dev *dev, int id);
2145 void pci_iov_remove_virtfn(struct pci_dev *dev, int id);
2146 int pci_num_vf(struct pci_dev *dev);
2147 int pci_vfs_assigned(struct pci_dev *dev);
2148 int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs);
2149 int pci_sriov_get_totalvfs(struct pci_dev *dev);
2150 int pci_sriov_configure_simple(struct pci_dev *dev, int nr_virtfn);
2151 resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno);
2152 void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe);
2154 /* Arch may override these (weak) */
2155 int pcibios_sriov_enable(struct pci_dev *pdev, u16 num_vfs);
2156 int pcibios_sriov_disable(struct pci_dev *pdev);
2157 resource_size_t pcibios_iov_resource_alignment(struct pci_dev *dev, int resno);
2159 static inline int pci_iov_virtfn_bus(struct pci_dev *dev, int id)
2163 static inline int pci_iov_virtfn_devfn(struct pci_dev *dev, int id)
2167 static inline int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn)
2170 static inline int pci_iov_sysfs_link(struct pci_dev *dev,
2171 struct pci_dev *virtfn, int id)
2175 static inline int pci_iov_add_virtfn(struct pci_dev *dev, int id)
2179 static inline void pci_iov_remove_virtfn(struct pci_dev *dev,
2181 static inline void pci_disable_sriov(struct pci_dev *dev) { }
2182 static inline int pci_num_vf(struct pci_dev *dev) { return 0; }
2183 static inline int pci_vfs_assigned(struct pci_dev *dev)
2185 static inline int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs)
2187 static inline int pci_sriov_get_totalvfs(struct pci_dev *dev)
2189 #define pci_sriov_configure_simple NULL
2190 static inline resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno)
2192 static inline void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe) { }
2195 #if defined(CONFIG_HOTPLUG_PCI) || defined(CONFIG_HOTPLUG_PCI_MODULE)
2196 void pci_hp_create_module_link(struct pci_slot *pci_slot);
2197 void pci_hp_remove_module_link(struct pci_slot *pci_slot);
2201 * pci_pcie_cap - get the saved PCIe capability offset
2204 * PCIe capability offset is calculated at PCI device initialization
2205 * time and saved in the data structure. This function returns saved
2206 * PCIe capability offset. Using this instead of pci_find_capability()
2207 * reduces unnecessary search in the PCI configuration space. If you
2208 * need to calculate PCIe capability offset from raw device for some
2209 * reasons, please use pci_find_capability() instead.
2211 static inline int pci_pcie_cap(struct pci_dev *dev)
2213 return dev->pcie_cap;
2217 * pci_is_pcie - check if the PCI device is PCI Express capable
2220 * Returns: true if the PCI device is PCI Express capable, false otherwise.
2222 static inline bool pci_is_pcie(struct pci_dev *dev)
2224 return pci_pcie_cap(dev);
2228 * pcie_caps_reg - get the PCIe Capabilities Register
2231 static inline u16 pcie_caps_reg(const struct pci_dev *dev)
2233 return dev->pcie_flags_reg;
2237 * pci_pcie_type - get the PCIe device/port type
2240 static inline int pci_pcie_type(const struct pci_dev *dev)
2242 return (pcie_caps_reg(dev) & PCI_EXP_FLAGS_TYPE) >> 4;
2246 * pcie_find_root_port - Get the PCIe root port device
2249 * Traverse up the parent chain and return the PCIe Root Port PCI Device
2250 * for a given PCI/PCIe Device.
2252 static inline struct pci_dev *pcie_find_root_port(struct pci_dev *dev)
2255 if (pci_is_pcie(dev) &&
2256 pci_pcie_type(dev) == PCI_EXP_TYPE_ROOT_PORT)
2258 dev = pci_upstream_bridge(dev);
2264 void pci_request_acs(void);
2265 bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags);
2266 bool pci_acs_path_enabled(struct pci_dev *start,
2267 struct pci_dev *end, u16 acs_flags);
2268 int pci_enable_atomic_ops_to_root(struct pci_dev *dev, u32 cap_mask);
2270 #define PCI_VPD_LRDT 0x80 /* Large Resource Data Type */
2271 #define PCI_VPD_LRDT_ID(x) ((x) | PCI_VPD_LRDT)
2273 /* Large Resource Data Type Tag Item Names */
2274 #define PCI_VPD_LTIN_ID_STRING 0x02 /* Identifier String */
2275 #define PCI_VPD_LTIN_RO_DATA 0x10 /* Read-Only Data */
2276 #define PCI_VPD_LTIN_RW_DATA 0x11 /* Read-Write Data */
2278 #define PCI_VPD_LRDT_ID_STRING PCI_VPD_LRDT_ID(PCI_VPD_LTIN_ID_STRING)
2279 #define PCI_VPD_LRDT_RO_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RO_DATA)
2280 #define PCI_VPD_LRDT_RW_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RW_DATA)
2282 /* Small Resource Data Type Tag Item Names */
2283 #define PCI_VPD_STIN_END 0x0f /* End */
2285 #define PCI_VPD_SRDT_END (PCI_VPD_STIN_END << 3)
2287 #define PCI_VPD_SRDT_TIN_MASK 0x78
2288 #define PCI_VPD_SRDT_LEN_MASK 0x07
2289 #define PCI_VPD_LRDT_TIN_MASK 0x7f
2291 #define PCI_VPD_LRDT_TAG_SIZE 3
2292 #define PCI_VPD_SRDT_TAG_SIZE 1
2294 #define PCI_VPD_INFO_FLD_HDR_SIZE 3
2296 #define PCI_VPD_RO_KEYWORD_PARTNO "PN"
2297 #define PCI_VPD_RO_KEYWORD_SERIALNO "SN"
2298 #define PCI_VPD_RO_KEYWORD_MFR_ID "MN"
2299 #define PCI_VPD_RO_KEYWORD_VENDOR0 "V0"
2300 #define PCI_VPD_RO_KEYWORD_CHKSUM "RV"
2303 * pci_vpd_lrdt_size - Extracts the Large Resource Data Type length
2304 * @lrdt: Pointer to the beginning of the Large Resource Data Type tag
2306 * Returns the extracted Large Resource Data Type length.
2308 static inline u16 pci_vpd_lrdt_size(const u8 *lrdt)
2310 return (u16)lrdt[1] + ((u16)lrdt[2] << 8);
2314 * pci_vpd_lrdt_tag - Extracts the Large Resource Data Type Tag Item
2315 * @lrdt: Pointer to the beginning of the Large Resource Data Type tag
2317 * Returns the extracted Large Resource Data Type Tag item.
2319 static inline u16 pci_vpd_lrdt_tag(const u8 *lrdt)
2321 return (u16)(lrdt[0] & PCI_VPD_LRDT_TIN_MASK);
2325 * pci_vpd_srdt_size - Extracts the Small Resource Data Type length
2326 * @srdt: Pointer to the beginning of the Small Resource Data Type tag
2328 * Returns the extracted Small Resource Data Type length.
2330 static inline u8 pci_vpd_srdt_size(const u8 *srdt)
2332 return (*srdt) & PCI_VPD_SRDT_LEN_MASK;
2336 * pci_vpd_srdt_tag - Extracts the Small Resource Data Type Tag Item
2337 * @srdt: Pointer to the beginning of the Small Resource Data Type tag
2339 * Returns the extracted Small Resource Data Type Tag Item.
2341 static inline u8 pci_vpd_srdt_tag(const u8 *srdt)
2343 return ((*srdt) & PCI_VPD_SRDT_TIN_MASK) >> 3;
2347 * pci_vpd_info_field_size - Extracts the information field length
2348 * @info_field: Pointer to the beginning of an information field header
2350 * Returns the extracted information field length.
2352 static inline u8 pci_vpd_info_field_size(const u8 *info_field)
2354 return info_field[2];
2358 * pci_vpd_find_tag - Locates the Resource Data Type tag provided
2359 * @buf: Pointer to buffered vpd data
2360 * @len: The length of the vpd buffer
2361 * @rdt: The Resource Data Type to search for
2363 * Returns the index where the Resource Data Type was found or
2364 * -ENOENT otherwise.
2366 int pci_vpd_find_tag(const u8 *buf, unsigned int len, u8 rdt);
2369 * pci_vpd_find_info_keyword - Locates an information field keyword in the VPD
2370 * @buf: Pointer to buffered vpd data
2371 * @off: The offset into the buffer at which to begin the search
2372 * @len: The length of the buffer area, relative to off, in which to search
2373 * @kw: The keyword to search for
2375 * Returns the index where the information field keyword was found or
2376 * -ENOENT otherwise.
2378 int pci_vpd_find_info_keyword(const u8 *buf, unsigned int off,
2379 unsigned int len, const char *kw);
2381 /* PCI <-> OF binding helpers */
2385 struct irq_domain *pci_host_bridge_of_msi_domain(struct pci_bus *bus);
2386 bool pci_host_of_has_msi_map(struct device *dev);
2388 /* Arch may override this (weak) */
2389 struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus);
2391 #else /* CONFIG_OF */
2392 static inline struct irq_domain *
2393 pci_host_bridge_of_msi_domain(struct pci_bus *bus) { return NULL; }
2394 static inline bool pci_host_of_has_msi_map(struct device *dev) { return false; }
2395 #endif /* CONFIG_OF */
2397 static inline struct device_node *
2398 pci_device_to_OF_node(const struct pci_dev *pdev)
2400 return pdev ? pdev->dev.of_node : NULL;
2403 static inline struct device_node *pci_bus_to_OF_node(struct pci_bus *bus)
2405 return bus ? bus->dev.of_node : NULL;
2409 struct irq_domain *pci_host_bridge_acpi_msi_domain(struct pci_bus *bus);
2412 pci_msi_register_fwnode_provider(struct fwnode_handle *(*fn)(struct device *));
2413 bool pci_pr3_present(struct pci_dev *pdev);
2415 static inline struct irq_domain *
2416 pci_host_bridge_acpi_msi_domain(struct pci_bus *bus) { return NULL; }
2417 static inline bool pci_pr3_present(struct pci_dev *pdev) { return false; }
2421 static inline struct eeh_dev *pci_dev_to_eeh_dev(struct pci_dev *pdev)
2423 return pdev->dev.archdata.edev;
2427 void pci_add_dma_alias(struct pci_dev *dev, u8 devfn_from, unsigned nr_devfns);
2428 bool pci_devs_are_dma_aliases(struct pci_dev *dev1, struct pci_dev *dev2);
2429 int pci_for_each_dma_alias(struct pci_dev *pdev,
2430 int (*fn)(struct pci_dev *pdev,
2431 u16 alias, void *data), void *data);
2433 /* Helper functions for operation of device flag */
2434 static inline void pci_set_dev_assigned(struct pci_dev *pdev)
2436 pdev->dev_flags |= PCI_DEV_FLAGS_ASSIGNED;
2438 static inline void pci_clear_dev_assigned(struct pci_dev *pdev)
2440 pdev->dev_flags &= ~PCI_DEV_FLAGS_ASSIGNED;
2442 static inline bool pci_is_dev_assigned(struct pci_dev *pdev)
2444 return (pdev->dev_flags & PCI_DEV_FLAGS_ASSIGNED) == PCI_DEV_FLAGS_ASSIGNED;
2448 * pci_ari_enabled - query ARI forwarding status
2451 * Returns true if ARI forwarding is enabled.
2453 static inline bool pci_ari_enabled(struct pci_bus *bus)
2455 return bus->self && bus->self->ari_enabled;
2459 * pci_is_thunderbolt_attached - whether device is on a Thunderbolt daisy chain
2460 * @pdev: PCI device to check
2462 * Walk upwards from @pdev and check for each encountered bridge if it's part
2463 * of a Thunderbolt controller. Reaching the host bridge means @pdev is not
2464 * Thunderbolt-attached. (But rather soldered to the mainboard usually.)
2466 static inline bool pci_is_thunderbolt_attached(struct pci_dev *pdev)
2468 struct pci_dev *parent = pdev;
2470 if (pdev->is_thunderbolt)
2473 while ((parent = pci_upstream_bridge(parent)))
2474 if (parent->is_thunderbolt)
2480 #if defined(CONFIG_PCIEPORTBUS) || defined(CONFIG_EEH)
2481 void pci_uevent_ers(struct pci_dev *pdev, enum pci_ers_result err_type);
2484 /* Provide the legacy pci_dma_* API */
2485 #include <linux/pci-dma-compat.h>
2487 #define pci_printk(level, pdev, fmt, arg...) \
2488 dev_printk(level, &(pdev)->dev, fmt, ##arg)
2490 #define pci_emerg(pdev, fmt, arg...) dev_emerg(&(pdev)->dev, fmt, ##arg)
2491 #define pci_alert(pdev, fmt, arg...) dev_alert(&(pdev)->dev, fmt, ##arg)
2492 #define pci_crit(pdev, fmt, arg...) dev_crit(&(pdev)->dev, fmt, ##arg)
2493 #define pci_err(pdev, fmt, arg...) dev_err(&(pdev)->dev, fmt, ##arg)
2494 #define pci_warn(pdev, fmt, arg...) dev_warn(&(pdev)->dev, fmt, ##arg)
2495 #define pci_notice(pdev, fmt, arg...) dev_notice(&(pdev)->dev, fmt, ##arg)
2496 #define pci_info(pdev, fmt, arg...) dev_info(&(pdev)->dev, fmt, ##arg)
2497 #define pci_dbg(pdev, fmt, arg...) dev_dbg(&(pdev)->dev, fmt, ##arg)
2499 #define pci_notice_ratelimited(pdev, fmt, arg...) \
2500 dev_notice_ratelimited(&(pdev)->dev, fmt, ##arg)
2502 #define pci_info_ratelimited(pdev, fmt, arg...) \
2503 dev_info_ratelimited(&(pdev)->dev, fmt, ##arg)
2505 #define pci_WARN(pdev, condition, fmt, arg...) \
2506 WARN(condition, "%s %s: " fmt, \
2507 dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg)
2509 #define pci_WARN_ONCE(pdev, condition, fmt, arg...) \
2510 WARN_ONCE(condition, "%s %s: " fmt, \
2511 dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg)
2513 #endif /* LINUX_PCI_H */