2 * ipr.h -- driver for IBM Power Linux RAID adapters
4 * Written By: Brian King <brking@us.ibm.com>, IBM Corporation
6 * Copyright (C) 2003, 2004 IBM Corporation
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 * Alan Cox <alan@lxorguk.ukuu.org.uk> - Removed several careless u32/dma_addr_t errors
23 * that broke 64bit platforms.
29 #include <asm/unaligned.h>
30 #include <linux/types.h>
31 #include <linux/completion.h>
32 #include <linux/libata.h>
33 #include <linux/list.h>
34 #include <linux/kref.h>
35 #include <linux/blk-iopoll.h>
36 #include <scsi/scsi.h>
37 #include <scsi/scsi_cmnd.h>
42 #define IPR_DRIVER_VERSION "2.6.0"
43 #define IPR_DRIVER_DATE "(November 16, 2012)"
46 * IPR_MAX_CMD_PER_LUN: This defines the maximum number of outstanding
47 * ops per device for devices not running tagged command queuing.
48 * This can be adjusted at runtime through sysfs device attributes.
50 #define IPR_MAX_CMD_PER_LUN 6
51 #define IPR_MAX_CMD_PER_ATA_LUN 1
54 * IPR_NUM_BASE_CMD_BLKS: This defines the maximum number of
55 * ops the mid-layer can send to the adapter.
57 #define IPR_NUM_BASE_CMD_BLKS (ioa_cfg->max_cmds)
59 #define PCI_DEVICE_ID_IBM_OBSIDIAN_E 0x0339
61 #define PCI_DEVICE_ID_IBM_CROC_FPGA_E2 0x033D
62 #define PCI_DEVICE_ID_IBM_CROCODILE 0x034A
64 #define IPR_SUBS_DEV_ID_2780 0x0264
65 #define IPR_SUBS_DEV_ID_5702 0x0266
66 #define IPR_SUBS_DEV_ID_5703 0x0278
67 #define IPR_SUBS_DEV_ID_572E 0x028D
68 #define IPR_SUBS_DEV_ID_573E 0x02D3
69 #define IPR_SUBS_DEV_ID_573D 0x02D4
70 #define IPR_SUBS_DEV_ID_571A 0x02C0
71 #define IPR_SUBS_DEV_ID_571B 0x02BE
72 #define IPR_SUBS_DEV_ID_571E 0x02BF
73 #define IPR_SUBS_DEV_ID_571F 0x02D5
74 #define IPR_SUBS_DEV_ID_572A 0x02C1
75 #define IPR_SUBS_DEV_ID_572B 0x02C2
76 #define IPR_SUBS_DEV_ID_572F 0x02C3
77 #define IPR_SUBS_DEV_ID_574E 0x030A
78 #define IPR_SUBS_DEV_ID_575B 0x030D
79 #define IPR_SUBS_DEV_ID_575C 0x0338
80 #define IPR_SUBS_DEV_ID_57B3 0x033A
81 #define IPR_SUBS_DEV_ID_57B7 0x0360
82 #define IPR_SUBS_DEV_ID_57B8 0x02C2
84 #define IPR_SUBS_DEV_ID_57B4 0x033B
85 #define IPR_SUBS_DEV_ID_57B2 0x035F
86 #define IPR_SUBS_DEV_ID_57C0 0x0352
87 #define IPR_SUBS_DEV_ID_57C3 0x0353
88 #define IPR_SUBS_DEV_ID_57C4 0x0354
89 #define IPR_SUBS_DEV_ID_57C6 0x0357
90 #define IPR_SUBS_DEV_ID_57CC 0x035C
92 #define IPR_SUBS_DEV_ID_57B5 0x033C
93 #define IPR_SUBS_DEV_ID_57CE 0x035E
94 #define IPR_SUBS_DEV_ID_57B1 0x0355
96 #define IPR_SUBS_DEV_ID_574D 0x0356
97 #define IPR_SUBS_DEV_ID_57C8 0x035D
99 #define IPR_SUBS_DEV_ID_57D5 0x03FB
100 #define IPR_SUBS_DEV_ID_57D6 0x03FC
101 #define IPR_SUBS_DEV_ID_57D7 0x03FF
102 #define IPR_SUBS_DEV_ID_57D8 0x03FE
103 #define IPR_NAME "ipr"
108 #define IPR_RC_JOB_CONTINUE 1
109 #define IPR_RC_JOB_RETURN 2
114 #define IPR_IOASC_NR_INIT_CMD_REQUIRED 0x02040200
115 #define IPR_IOASC_NR_IOA_RESET_REQUIRED 0x02048000
116 #define IPR_IOASC_SYNC_REQUIRED 0x023f0000
117 #define IPR_IOASC_MED_DO_NOT_REALLOC 0x03110C00
118 #define IPR_IOASC_HW_SEL_TIMEOUT 0x04050000
119 #define IPR_IOASC_HW_DEV_BUS_STATUS 0x04448500
120 #define IPR_IOASC_IOASC_MASK 0xFFFFFF00
121 #define IPR_IOASC_SCSI_STATUS_MASK 0x000000FF
122 #define IPR_IOASC_IR_INVALID_REQ_TYPE_OR_PKT 0x05240000
123 #define IPR_IOASC_IR_RESOURCE_HANDLE 0x05250000
124 #define IPR_IOASC_IR_NO_CMDS_TO_2ND_IOA 0x05258100
125 #define IPR_IOASA_IR_DUAL_IOA_DISABLED 0x052C8000
126 #define IPR_IOASC_BUS_WAS_RESET 0x06290000
127 #define IPR_IOASC_BUS_WAS_RESET_BY_OTHER 0x06298000
128 #define IPR_IOASC_ABORTED_CMD_TERM_BY_HOST 0x0B5A0000
130 #define IPR_FIRST_DRIVER_IOASC 0x10000000
131 #define IPR_IOASC_IOA_WAS_RESET 0x10000001
132 #define IPR_IOASC_PCI_ACCESS_ERROR 0x10000002
134 /* Driver data flags */
135 #define IPR_USE_LONG_TRANSOP_TIMEOUT 0x00000001
136 #define IPR_USE_PCI_WARM_RESET 0x00000002
138 #define IPR_DEFAULT_MAX_ERROR_DUMP 984
139 #define IPR_NUM_LOG_HCAMS 2
140 #define IPR_NUM_CFG_CHG_HCAMS 2
141 #define IPR_NUM_HCAMS (IPR_NUM_LOG_HCAMS + IPR_NUM_CFG_CHG_HCAMS)
143 #define IPR_MAX_SIS64_TARGETS_PER_BUS 1024
144 #define IPR_MAX_SIS64_LUNS_PER_TARGET 0xffffffff
146 #define IPR_MAX_NUM_TARGETS_PER_BUS 256
147 #define IPR_MAX_NUM_LUNS_PER_TARGET 256
148 #define IPR_MAX_NUM_VSET_LUNS_PER_TARGET 8
149 #define IPR_VSET_BUS 0xff
150 #define IPR_IOA_BUS 0xff
151 #define IPR_IOA_TARGET 0xff
152 #define IPR_IOA_LUN 0xff
153 #define IPR_MAX_NUM_BUSES 16
154 #define IPR_MAX_BUS_TO_SCAN IPR_MAX_NUM_BUSES
156 #define IPR_NUM_RESET_RELOAD_RETRIES 3
158 /* We need resources for HCAMS, IOA reset, IOA bringdown, and ERP */
159 #define IPR_NUM_INTERNAL_CMD_BLKS (IPR_NUM_HCAMS + \
160 ((IPR_NUM_RESET_RELOAD_RETRIES + 1) * 2) + 4)
162 #define IPR_MAX_COMMANDS 100
163 #define IPR_NUM_CMD_BLKS (IPR_NUM_BASE_CMD_BLKS + \
164 IPR_NUM_INTERNAL_CMD_BLKS)
166 #define IPR_MAX_PHYSICAL_DEVS 192
167 #define IPR_DEFAULT_SIS64_DEVS 1024
168 #define IPR_MAX_SIS64_DEVS 4096
170 #define IPR_MAX_SGLIST 64
171 #define IPR_IOA_MAX_SECTORS 32767
172 #define IPR_VSET_MAX_SECTORS 512
173 #define IPR_MAX_CDB_LEN 16
174 #define IPR_MAX_HRRQ_RETRIES 3
176 #define IPR_DEFAULT_BUS_WIDTH 16
177 #define IPR_80MBs_SCSI_RATE ((80 * 10) / (IPR_DEFAULT_BUS_WIDTH / 8))
178 #define IPR_U160_SCSI_RATE ((160 * 10) / (IPR_DEFAULT_BUS_WIDTH / 8))
179 #define IPR_U320_SCSI_RATE ((320 * 10) / (IPR_DEFAULT_BUS_WIDTH / 8))
180 #define IPR_MAX_SCSI_RATE(width) ((320 * 10) / ((width) / 8))
182 #define IPR_IOA_RES_HANDLE 0xffffffff
183 #define IPR_INVALID_RES_HANDLE 0
184 #define IPR_IOA_RES_ADDR 0x00ffffff
189 #define IPR_QUERY_RSRC_STATE 0xC2
190 #define IPR_RESET_DEVICE 0xC3
191 #define IPR_RESET_TYPE_SELECT 0x80
192 #define IPR_LUN_RESET 0x40
193 #define IPR_TARGET_RESET 0x20
194 #define IPR_BUS_RESET 0x10
195 #define IPR_ATA_PHY_RESET 0x80
196 #define IPR_ID_HOST_RR_Q 0xC4
197 #define IPR_QUERY_IOA_CONFIG 0xC5
198 #define IPR_CANCEL_ALL_REQUESTS 0xCE
199 #define IPR_HOST_CONTROLLED_ASYNC 0xCF
200 #define IPR_HCAM_CDB_OP_CODE_CONFIG_CHANGE 0x01
201 #define IPR_HCAM_CDB_OP_CODE_LOG_DATA 0x02
202 #define IPR_SET_SUPPORTED_DEVICES 0xFB
203 #define IPR_SET_ALL_SUPPORTED_DEVICES 0x80
204 #define IPR_IOA_SHUTDOWN 0xF7
205 #define IPR_WR_BUF_DOWNLOAD_AND_SAVE 0x05
210 #define IPR_SHUTDOWN_TIMEOUT (ipr_fastfail ? 60 * HZ : 10 * 60 * HZ)
211 #define IPR_VSET_RW_TIMEOUT (ipr_fastfail ? 30 * HZ : 2 * 60 * HZ)
212 #define IPR_ABBREV_SHUTDOWN_TIMEOUT (10 * HZ)
213 #define IPR_DUAL_IOA_ABBR_SHUTDOWN_TO (2 * 60 * HZ)
214 #define IPR_DEVICE_RESET_TIMEOUT (ipr_fastfail ? 10 * HZ : 30 * HZ)
215 #define IPR_CANCEL_ALL_TIMEOUT (ipr_fastfail ? 10 * HZ : 30 * HZ)
216 #define IPR_ABORT_TASK_TIMEOUT (ipr_fastfail ? 10 * HZ : 30 * HZ)
217 #define IPR_INTERNAL_TIMEOUT (ipr_fastfail ? 10 * HZ : 30 * HZ)
218 #define IPR_WRITE_BUFFER_TIMEOUT (30 * 60 * HZ)
219 #define IPR_SET_SUP_DEVICE_TIMEOUT (2 * 60 * HZ)
220 #define IPR_REQUEST_SENSE_TIMEOUT (10 * HZ)
221 #define IPR_OPERATIONAL_TIMEOUT (5 * 60)
222 #define IPR_LONG_OPERATIONAL_TIMEOUT (12 * 60)
223 #define IPR_WAIT_FOR_RESET_TIMEOUT (2 * HZ)
224 #define IPR_CHECK_FOR_RESET_TIMEOUT (HZ / 10)
225 #define IPR_WAIT_FOR_BIST_TIMEOUT (2 * HZ)
226 #define IPR_PCI_RESET_TIMEOUT (HZ / 2)
227 #define IPR_SIS32_DUMP_TIMEOUT (15 * HZ)
228 #define IPR_SIS64_DUMP_TIMEOUT (40 * HZ)
229 #define IPR_DUMP_DELAY_SECONDS 4
230 #define IPR_DUMP_DELAY_TIMEOUT (IPR_DUMP_DELAY_SECONDS * HZ)
235 #define IPR_VENDOR_ID_LEN 8
236 #define IPR_PROD_ID_LEN 16
237 #define IPR_SERIAL_NUM_LEN 8
242 #define IPR_FMT2_MBX_ADDR_MASK 0x0fffffff
243 #define IPR_FMT2_MBX_BAR_SEL_MASK 0xf0000000
244 #define IPR_FMT2_MKR_BAR_SEL_SHIFT 28
245 #define IPR_GET_FMT2_BAR_SEL(mbx) \
246 (((mbx) & IPR_FMT2_MBX_BAR_SEL_MASK) >> IPR_FMT2_MKR_BAR_SEL_SHIFT)
247 #define IPR_SDT_FMT2_BAR0_SEL 0x0
248 #define IPR_SDT_FMT2_BAR1_SEL 0x1
249 #define IPR_SDT_FMT2_BAR2_SEL 0x2
250 #define IPR_SDT_FMT2_BAR3_SEL 0x3
251 #define IPR_SDT_FMT2_BAR4_SEL 0x4
252 #define IPR_SDT_FMT2_BAR5_SEL 0x5
253 #define IPR_SDT_FMT2_EXP_ROM_SEL 0x8
254 #define IPR_FMT2_SDT_READY_TO_USE 0xC4D4E3F2
255 #define IPR_FMT3_SDT_READY_TO_USE 0xC4D4E3F3
256 #define IPR_DOORBELL 0x82800000
257 #define IPR_RUNTIME_RESET 0x40000000
259 #define IPR_IPL_INIT_MIN_STAGE_TIME 5
260 #define IPR_IPL_INIT_DEFAULT_STAGE_TIME 15
261 #define IPR_IPL_INIT_STAGE_UNKNOWN 0x0
262 #define IPR_IPL_INIT_STAGE_TRANSOP 0xB0000000
263 #define IPR_IPL_INIT_STAGE_MASK 0xff000000
264 #define IPR_IPL_INIT_STAGE_TIME_MASK 0x0000ffff
265 #define IPR_PCII_IPL_STAGE_CHANGE (0x80000000 >> 0)
267 #define IPR_PCII_IOA_TRANS_TO_OPER (0x80000000 >> 0)
268 #define IPR_PCII_IOARCB_XFER_FAILED (0x80000000 >> 3)
269 #define IPR_PCII_IOA_UNIT_CHECKED (0x80000000 >> 4)
270 #define IPR_PCII_NO_HOST_RRQ (0x80000000 >> 5)
271 #define IPR_PCII_CRITICAL_OPERATION (0x80000000 >> 6)
272 #define IPR_PCII_IO_DEBUG_ACKNOWLEDGE (0x80000000 >> 7)
273 #define IPR_PCII_IOARRIN_LOST (0x80000000 >> 27)
274 #define IPR_PCII_MMIO_ERROR (0x80000000 >> 28)
275 #define IPR_PCII_PROC_ERR_STATE (0x80000000 >> 29)
276 #define IPR_PCII_HRRQ_UPDATED (0x80000000 >> 30)
277 #define IPR_PCII_CORE_ISSUED_RST_REQ (0x80000000 >> 31)
279 #define IPR_PCII_ERROR_INTERRUPTS \
280 (IPR_PCII_IOARCB_XFER_FAILED | IPR_PCII_IOA_UNIT_CHECKED | \
281 IPR_PCII_NO_HOST_RRQ | IPR_PCII_IOARRIN_LOST | IPR_PCII_MMIO_ERROR)
283 #define IPR_PCII_OPER_INTERRUPTS \
284 (IPR_PCII_ERROR_INTERRUPTS | IPR_PCII_HRRQ_UPDATED | IPR_PCII_IOA_TRANS_TO_OPER)
286 #define IPR_UPROCI_RESET_ALERT (0x80000000 >> 7)
287 #define IPR_UPROCI_IO_DEBUG_ALERT (0x80000000 >> 9)
288 #define IPR_UPROCI_SIS64_START_BIST (0x80000000 >> 23)
290 #define IPR_LDUMP_MAX_LONG_ACK_DELAY_IN_USEC 200000 /* 200 ms */
291 #define IPR_LDUMP_MAX_SHORT_ACK_DELAY_IN_USEC 200000 /* 200 ms */
296 #define IPR_FMT2_MAX_IOA_DUMP_SIZE (4 * 1024 * 1024)
297 #define IPR_FMT3_MAX_IOA_DUMP_SIZE (32 * 1024 * 1024)
298 #define IPR_FMT2_NUM_SDT_ENTRIES 511
299 #define IPR_FMT3_NUM_SDT_ENTRIES 0xFFF
300 #define IPR_FMT2_MAX_NUM_DUMP_PAGES ((IPR_FMT2_MAX_IOA_DUMP_SIZE / PAGE_SIZE) + 1)
301 #define IPR_FMT3_MAX_NUM_DUMP_PAGES ((IPR_FMT3_MAX_IOA_DUMP_SIZE / PAGE_SIZE) + 1)
306 #define IPR_NUM_IOADL_ENTRIES IPR_MAX_SGLIST
307 #define IPR_MAX_MSIX_VECTORS 0x5
308 #define IPR_MAX_HRRQ_NUM 0x10
309 #define IPR_INIT_HRRQ 0x0
312 * Adapter interface types
315 struct ipr_res_addr {
320 #define IPR_GET_PHYS_LOC(res_addr) \
321 (((res_addr).bus << 16) | ((res_addr).target << 8) | (res_addr).lun)
322 }__attribute__((packed, aligned (4)));
324 struct ipr_std_inq_vpids {
325 u8 vendor_id[IPR_VENDOR_ID_LEN];
326 u8 product_id[IPR_PROD_ID_LEN];
327 }__attribute__((packed));
330 struct ipr_std_inq_vpids vpids;
331 u8 sn[IPR_SERIAL_NUM_LEN];
332 }__attribute__((packed));
337 }__attribute__((packed));
339 struct ipr_ext_vpd64 {
342 }__attribute__((packed));
344 struct ipr_std_inq_data {
345 u8 peri_qual_dev_type;
346 #define IPR_STD_INQ_PERI_QUAL(peri) ((peri) >> 5)
347 #define IPR_STD_INQ_PERI_DEV_TYPE(peri) ((peri) & 0x1F)
349 u8 removeable_medium_rsvd;
350 #define IPR_STD_INQ_REMOVEABLE_MEDIUM 0x80
352 #define IPR_IS_DASD_DEVICE(std_inq) \
353 ((IPR_STD_INQ_PERI_DEV_TYPE((std_inq).peri_qual_dev_type) == TYPE_DISK) && \
354 !(((std_inq).removeable_medium_rsvd) & IPR_STD_INQ_REMOVEABLE_MEDIUM))
356 #define IPR_IS_SES_DEVICE(std_inq) \
357 (IPR_STD_INQ_PERI_DEV_TYPE((std_inq).peri_qual_dev_type) == TYPE_ENCLOSURE)
366 struct ipr_std_inq_vpids vpids;
368 u8 ros_rsvd_ram_rsvd[4];
370 u8 serial_num[IPR_SERIAL_NUM_LEN];
371 }__attribute__ ((packed));
373 #define IPR_RES_TYPE_AF_DASD 0x00
374 #define IPR_RES_TYPE_GENERIC_SCSI 0x01
375 #define IPR_RES_TYPE_VOLUME_SET 0x02
376 #define IPR_RES_TYPE_REMOTE_AF_DASD 0x03
377 #define IPR_RES_TYPE_GENERIC_ATA 0x04
378 #define IPR_RES_TYPE_ARRAY 0x05
379 #define IPR_RES_TYPE_IOAFP 0xff
381 struct ipr_config_table_entry {
383 #define IPR_PROTO_SATA 0x02
384 #define IPR_PROTO_SATA_ATAPI 0x03
385 #define IPR_PROTO_SAS_STP 0x06
386 #define IPR_PROTO_SAS_STP_ATAPI 0x07
389 #define IPR_IS_IOA_RESOURCE 0x80
392 #define IPR_QUEUEING_MODEL(res) ((((res)->flags) & 0x70) >> 4)
393 #define IPR_QUEUE_FROZEN_MODEL 0
394 #define IPR_QUEUE_NACA_MODEL 1
396 struct ipr_res_addr res_addr;
399 struct ipr_std_inq_data std_inq_data;
400 }__attribute__ ((packed, aligned (4)));
402 struct ipr_config_table_entry64 {
409 #define IPR_QUEUEING_MODEL64(res) ((((res)->res_flags) & 0x7000) >> 12)
416 #define IPR_MAX_RES_PATH_LENGTH 48
418 struct ipr_std_inq_data std_inq_data;
422 }__attribute__ ((packed, aligned (8)));
424 struct ipr_config_table_hdr {
427 #define IPR_UCODE_DOWNLOAD_REQ 0x10
429 }__attribute__((packed, aligned (4)));
431 struct ipr_config_table_hdr64 {
436 }__attribute__((packed, aligned (4)));
438 struct ipr_config_table {
439 struct ipr_config_table_hdr hdr;
440 struct ipr_config_table_entry dev[0];
441 }__attribute__((packed, aligned (4)));
443 struct ipr_config_table64 {
444 struct ipr_config_table_hdr64 hdr64;
445 struct ipr_config_table_entry64 dev[0];
446 }__attribute__((packed, aligned (8)));
448 struct ipr_config_table_entry_wrapper {
450 struct ipr_config_table_entry *cfgte;
451 struct ipr_config_table_entry64 *cfgte64;
455 struct ipr_hostrcb_cfg_ch_not {
457 struct ipr_config_table_entry cfgte;
458 struct ipr_config_table_entry64 cfgte64;
461 }__attribute__((packed, aligned (4)));
463 struct ipr_supported_device {
467 struct ipr_std_inq_vpids vpids;
469 }__attribute__((packed, aligned (4)));
471 struct ipr_hrr_queue {
472 struct ipr_ioa_cfg *ioa_cfg;
474 dma_addr_t host_rrq_dma;
475 #define IPR_HRRQ_REQ_RESP_HANDLE_MASK 0xfffffffc
476 #define IPR_HRRQ_RESP_BIT_SET 0x00000002
477 #define IPR_HRRQ_TOGGLE_BIT 0x00000001
478 #define IPR_HRRQ_REQ_RESP_HANDLE_SHIFT 2
479 #define IPR_ID_HRRQ_SELE_ENABLE 0x02
480 volatile __be32 *hrrq_start;
481 volatile __be32 *hrrq_end;
482 volatile __be32 *hrrq_curr;
484 struct list_head hrrq_free_q;
485 struct list_head hrrq_pending_q;
489 volatile u32 toggle_bit;
493 u8 allow_interrupts:1;
497 struct blk_iopoll iopoll;
500 /* Command packet structure */
502 u8 reserved; /* Reserved by IOA */
505 #define IPR_RQTYPE_SCSICDB 0x00
506 #define IPR_RQTYPE_IOACMD 0x01
507 #define IPR_RQTYPE_HCAM 0x02
508 #define IPR_RQTYPE_ATA_PASSTHRU 0x04
513 #define IPR_FLAGS_HI_WRITE_NOT_READ 0x80
514 #define IPR_FLAGS_HI_NO_ULEN_CHK 0x20
515 #define IPR_FLAGS_HI_SYNC_OVERRIDE 0x10
516 #define IPR_FLAGS_HI_SYNC_COMPLETE 0x08
517 #define IPR_FLAGS_HI_NO_LINK_DESC 0x04
520 #define IPR_FLAGS_LO_ALIGNED_BFR 0x20
521 #define IPR_FLAGS_LO_DELAY_AFTER_RST 0x10
522 #define IPR_FLAGS_LO_UNTAGGED_TASK 0x00
523 #define IPR_FLAGS_LO_SIMPLE_TASK 0x02
524 #define IPR_FLAGS_LO_ORDERED_TASK 0x04
525 #define IPR_FLAGS_LO_HEAD_OF_Q_TASK 0x06
526 #define IPR_FLAGS_LO_ACA_TASK 0x08
530 }__attribute__ ((packed, aligned(4)));
532 struct ipr_ioarcb_ata_regs { /* 22 bytes */
534 #define IPR_ATA_FLAG_PACKET_CMD 0x80
535 #define IPR_ATA_FLAG_XFER_TYPE_DMA 0x40
536 #define IPR_ATA_FLAG_STATUS_ON_GOOD_COMPLETION 0x20
554 }__attribute__ ((packed, aligned(4)));
556 struct ipr_ioadl_desc {
557 __be32 flags_and_data_len;
558 #define IPR_IOADL_FLAGS_MASK 0xff000000
559 #define IPR_IOADL_GET_FLAGS(x) (be32_to_cpu(x) & IPR_IOADL_FLAGS_MASK)
560 #define IPR_IOADL_DATA_LEN_MASK 0x00ffffff
561 #define IPR_IOADL_GET_DATA_LEN(x) (be32_to_cpu(x) & IPR_IOADL_DATA_LEN_MASK)
562 #define IPR_IOADL_FLAGS_READ 0x48000000
563 #define IPR_IOADL_FLAGS_READ_LAST 0x49000000
564 #define IPR_IOADL_FLAGS_WRITE 0x68000000
565 #define IPR_IOADL_FLAGS_WRITE_LAST 0x69000000
566 #define IPR_IOADL_FLAGS_LAST 0x01000000
569 }__attribute__((packed, aligned (8)));
571 struct ipr_ioadl64_desc {
575 }__attribute__((packed, aligned (16)));
577 struct ipr_ata64_ioadl {
578 struct ipr_ioarcb_ata_regs regs;
580 struct ipr_ioadl64_desc ioadl64[IPR_NUM_IOADL_ENTRIES];
581 }__attribute__((packed, aligned (16)));
583 struct ipr_ioarcb_add_data {
585 struct ipr_ioarcb_ata_regs regs;
586 struct ipr_ioadl_desc ioadl[5];
587 __be32 add_cmd_parms[10];
589 }__attribute__ ((packed, aligned (4)));
591 struct ipr_ioarcb_sis64_add_addr_ecb {
592 __be64 ioasa_host_pci_addr;
593 __be64 data_ioadl_addr;
595 __be32 ext_control_buf[4];
596 }__attribute__((packed, aligned (8)));
598 /* IOA Request Control Block 128 bytes */
601 __be32 ioarcb_host_pci_addr;
602 __be64 ioarcb_host_pci_addr64;
605 __be32 host_response_handle;
610 __be32 data_transfer_length;
611 __be32 read_data_transfer_length;
612 __be32 write_ioadl_addr;
614 __be32 read_ioadl_addr;
615 __be32 read_ioadl_len;
617 __be32 ioasa_host_pci_addr;
621 struct ipr_cmd_pkt cmd_pkt;
623 __be16 add_cmd_parms_offset;
624 __be16 add_cmd_parms_len;
627 struct ipr_ioarcb_add_data add_data;
628 struct ipr_ioarcb_sis64_add_addr_ecb sis64_addr_data;
631 }__attribute__((packed, aligned (4)));
633 struct ipr_ioasa_vset {
634 __be32 failing_lba_hi;
635 __be32 failing_lba_lo;
637 }__attribute__((packed, aligned (4)));
639 struct ipr_ioasa_af_dasd {
642 }__attribute__((packed, aligned (4)));
644 struct ipr_ioasa_gpdd {
649 }__attribute__((packed, aligned (4)));
651 struct ipr_ioasa_gata {
653 u8 nsect; /* Interrupt reason */
659 u8 alt_status; /* ATA CTL */
664 }__attribute__((packed, aligned (4)));
666 struct ipr_auto_sense {
667 __be16 auto_sense_len;
669 __be32 data[SCSI_SENSE_BUFFERSIZE/sizeof(__be32)];
672 struct ipr_ioasa_hdr {
674 #define IPR_IOASC_SENSE_KEY(ioasc) ((ioasc) >> 24)
675 #define IPR_IOASC_SENSE_CODE(ioasc) (((ioasc) & 0x00ff0000) >> 16)
676 #define IPR_IOASC_SENSE_QUAL(ioasc) (((ioasc) & 0x0000ff00) >> 8)
677 #define IPR_IOASC_SENSE_STATUS(ioasc) ((ioasc) & 0x000000ff)
679 __be16 ret_stat_len; /* Length of the returned IOASA */
681 __be16 avail_stat_len; /* Total Length of status available. */
683 __be32 residual_data_len; /* number of bytes in the host data */
684 /* buffers that were not used by the IOARCB command. */
687 #define IPR_NO_ILID 0
688 #define IPR_DRIVER_ILID 0xffffffff
692 __be32 fd_phys_locator;
694 __be32 fd_res_handle;
696 __be32 ioasc_specific; /* status code specific field */
697 #define IPR_ADDITIONAL_STATUS_FMT 0x80000000
698 #define IPR_AUTOSENSE_VALID 0x40000000
699 #define IPR_ATA_DEVICE_WAS_RESET 0x20000000
700 #define IPR_IOASC_SPECIFIC_MASK 0x00ffffff
701 #define IPR_FIELD_POINTER_VALID (0x80000000 >> 8)
702 #define IPR_FIELD_POINTER_MASK 0x0000ffff
704 }__attribute__((packed, aligned (4)));
707 struct ipr_ioasa_hdr hdr;
710 struct ipr_ioasa_vset vset;
711 struct ipr_ioasa_af_dasd dasd;
712 struct ipr_ioasa_gpdd gpdd;
713 struct ipr_ioasa_gata gata;
716 struct ipr_auto_sense auto_sense;
717 }__attribute__((packed, aligned (4)));
720 struct ipr_ioasa_hdr hdr;
724 struct ipr_ioasa_vset vset;
725 struct ipr_ioasa_af_dasd dasd;
726 struct ipr_ioasa_gpdd gpdd;
727 struct ipr_ioasa_gata gata;
730 struct ipr_auto_sense auto_sense;
731 }__attribute__((packed, aligned (4)));
733 struct ipr_mode_parm_hdr {
736 u8 device_spec_parms;
738 }__attribute__((packed));
740 struct ipr_mode_pages {
741 struct ipr_mode_parm_hdr hdr;
742 u8 data[255 - sizeof(struct ipr_mode_parm_hdr)];
743 }__attribute__((packed));
745 struct ipr_mode_page_hdr {
747 #define IPR_MODE_PAGE_PS 0x80
748 #define IPR_GET_MODE_PAGE_CODE(hdr) ((hdr)->ps_page_code & 0x3F)
750 }__attribute__ ((packed));
752 struct ipr_dev_bus_entry {
753 struct ipr_res_addr res_addr;
755 #define IPR_SCSI_ATTR_ENABLE_QAS 0x80
756 #define IPR_SCSI_ATTR_DISABLE_QAS 0x40
757 #define IPR_SCSI_ATTR_QAS_MASK 0xC0
758 #define IPR_SCSI_ATTR_ENABLE_TM 0x20
759 #define IPR_SCSI_ATTR_NO_TERM_PWR 0x10
760 #define IPR_SCSI_ATTR_TM_SUPPORTED 0x08
761 #define IPR_SCSI_ATTR_LVD_TO_SE_NOT_ALLOWED 0x04
765 u8 extended_reset_delay;
766 #define IPR_EXTENDED_RESET_DELAY 7
768 __be32 max_xfer_rate;
773 }__attribute__((packed, aligned (4)));
775 struct ipr_mode_page28 {
776 struct ipr_mode_page_hdr hdr;
779 struct ipr_dev_bus_entry bus[0];
780 }__attribute__((packed));
782 struct ipr_mode_page24 {
783 struct ipr_mode_page_hdr hdr;
785 #define IPR_ENABLE_DUAL_IOA_AF 0x80
786 }__attribute__((packed));
789 struct ipr_std_inq_data std_inq_data;
790 u8 ascii_part_num[12];
792 u8 ascii_plant_code[4];
793 }__attribute__((packed));
795 struct ipr_inquiry_page3 {
796 u8 peri_qual_dev_type;
808 }__attribute__((packed));
810 struct ipr_inquiry_cap {
811 u8 peri_qual_dev_type;
819 #define IPR_CAP_DUAL_IOA_RAID 0x80
821 }__attribute__((packed));
823 #define IPR_INQUIRY_PAGE0_ENTRIES 20
824 struct ipr_inquiry_page0 {
825 u8 peri_qual_dev_type;
829 u8 page[IPR_INQUIRY_PAGE0_ENTRIES];
830 }__attribute__((packed));
832 struct ipr_hostrcb_device_data_entry {
834 struct ipr_res_addr dev_res_addr;
835 struct ipr_vpd new_vpd;
836 struct ipr_vpd ioa_last_with_dev_vpd;
837 struct ipr_vpd cfc_last_with_dev_vpd;
839 }__attribute__((packed, aligned (4)));
841 struct ipr_hostrcb_device_data_entry_enhanced {
842 struct ipr_ext_vpd vpd;
844 struct ipr_res_addr dev_res_addr;
845 struct ipr_ext_vpd new_vpd;
847 struct ipr_ext_vpd ioa_last_with_dev_vpd;
848 struct ipr_ext_vpd cfc_last_with_dev_vpd;
849 }__attribute__((packed, aligned (4)));
851 struct ipr_hostrcb64_device_data_entry_enhanced {
852 struct ipr_ext_vpd vpd;
855 struct ipr_ext_vpd new_vpd;
857 struct ipr_ext_vpd ioa_last_with_dev_vpd;
858 struct ipr_ext_vpd cfc_last_with_dev_vpd;
859 }__attribute__((packed, aligned (4)));
861 struct ipr_hostrcb_array_data_entry {
863 struct ipr_res_addr expected_dev_res_addr;
864 struct ipr_res_addr dev_res_addr;
865 }__attribute__((packed, aligned (4)));
867 struct ipr_hostrcb64_array_data_entry {
868 struct ipr_ext_vpd vpd;
870 u8 expected_res_path[8];
872 }__attribute__((packed, aligned (4)));
874 struct ipr_hostrcb_array_data_entry_enhanced {
875 struct ipr_ext_vpd vpd;
877 struct ipr_res_addr expected_dev_res_addr;
878 struct ipr_res_addr dev_res_addr;
879 }__attribute__((packed, aligned (4)));
881 struct ipr_hostrcb_type_ff_error {
882 __be32 ioa_data[758];
883 }__attribute__((packed, aligned (4)));
885 struct ipr_hostrcb_type_01_error {
889 __be32 ioa_data[236];
890 }__attribute__((packed, aligned (4)));
892 struct ipr_hostrcb_type_02_error {
893 struct ipr_vpd ioa_vpd;
894 struct ipr_vpd cfc_vpd;
895 struct ipr_vpd ioa_last_attached_to_cfc_vpd;
896 struct ipr_vpd cfc_last_attached_to_ioa_vpd;
898 }__attribute__((packed, aligned (4)));
900 struct ipr_hostrcb_type_12_error {
901 struct ipr_ext_vpd ioa_vpd;
902 struct ipr_ext_vpd cfc_vpd;
903 struct ipr_ext_vpd ioa_last_attached_to_cfc_vpd;
904 struct ipr_ext_vpd cfc_last_attached_to_ioa_vpd;
906 }__attribute__((packed, aligned (4)));
908 struct ipr_hostrcb_type_03_error {
909 struct ipr_vpd ioa_vpd;
910 struct ipr_vpd cfc_vpd;
911 __be32 errors_detected;
912 __be32 errors_logged;
914 struct ipr_hostrcb_device_data_entry dev[3];
915 }__attribute__((packed, aligned (4)));
917 struct ipr_hostrcb_type_13_error {
918 struct ipr_ext_vpd ioa_vpd;
919 struct ipr_ext_vpd cfc_vpd;
920 __be32 errors_detected;
921 __be32 errors_logged;
922 struct ipr_hostrcb_device_data_entry_enhanced dev[3];
923 }__attribute__((packed, aligned (4)));
925 struct ipr_hostrcb_type_23_error {
926 struct ipr_ext_vpd ioa_vpd;
927 struct ipr_ext_vpd cfc_vpd;
928 __be32 errors_detected;
929 __be32 errors_logged;
930 struct ipr_hostrcb64_device_data_entry_enhanced dev[3];
931 }__attribute__((packed, aligned (4)));
933 struct ipr_hostrcb_type_04_error {
934 struct ipr_vpd ioa_vpd;
935 struct ipr_vpd cfc_vpd;
937 struct ipr_hostrcb_array_data_entry array_member[10];
938 __be32 exposed_mode_adn;
940 struct ipr_vpd incomp_dev_vpd;
942 struct ipr_hostrcb_array_data_entry array_member2[8];
943 struct ipr_res_addr last_func_vset_res_addr;
944 u8 vset_serial_num[IPR_SERIAL_NUM_LEN];
945 u8 protection_level[8];
946 }__attribute__((packed, aligned (4)));
948 struct ipr_hostrcb_type_14_error {
949 struct ipr_ext_vpd ioa_vpd;
950 struct ipr_ext_vpd cfc_vpd;
951 __be32 exposed_mode_adn;
953 struct ipr_res_addr last_func_vset_res_addr;
954 u8 vset_serial_num[IPR_SERIAL_NUM_LEN];
955 u8 protection_level[8];
957 struct ipr_hostrcb_array_data_entry_enhanced array_member[18];
958 }__attribute__((packed, aligned (4)));
960 struct ipr_hostrcb_type_24_error {
961 struct ipr_ext_vpd ioa_vpd;
962 struct ipr_ext_vpd cfc_vpd;
965 #define IPR_INVALID_ARRAY_DEV_NUM 0xff
968 u8 protection_level[8];
969 struct ipr_ext_vpd64 array_vpd;
973 struct ipr_hostrcb64_array_data_entry array_member[32];
974 }__attribute__((packed, aligned (4)));
976 struct ipr_hostrcb_type_07_error {
977 u8 failure_reason[64];
980 }__attribute__((packed, aligned (4)));
982 struct ipr_hostrcb_type_17_error {
983 u8 failure_reason[64];
984 struct ipr_ext_vpd vpd;
986 }__attribute__((packed, aligned (4)));
988 struct ipr_hostrcb_config_element {
990 #define IPR_PATH_CFG_TYPE_MASK 0xF0
991 #define IPR_PATH_CFG_NOT_EXIST 0x00
992 #define IPR_PATH_CFG_IOA_PORT 0x10
993 #define IPR_PATH_CFG_EXP_PORT 0x20
994 #define IPR_PATH_CFG_DEVICE_PORT 0x30
995 #define IPR_PATH_CFG_DEVICE_LUN 0x40
997 #define IPR_PATH_CFG_STATUS_MASK 0x0F
998 #define IPR_PATH_CFG_NO_PROB 0x00
999 #define IPR_PATH_CFG_DEGRADED 0x01
1000 #define IPR_PATH_CFG_FAILED 0x02
1001 #define IPR_PATH_CFG_SUSPECT 0x03
1002 #define IPR_PATH_NOT_DETECTED 0x04
1003 #define IPR_PATH_INCORRECT_CONN 0x05
1005 u8 cascaded_expander;
1008 #define IPR_PHY_LINK_RATE_MASK 0x0F
1011 }__attribute__((packed, aligned (4)));
1013 struct ipr_hostrcb64_config_element {
1016 #define IPR_DESCRIPTOR_MASK 0xC0
1017 #define IPR_DESCRIPTOR_SIS64 0x00
1027 }__attribute__((packed, aligned (8)));
1029 struct ipr_hostrcb_fabric_desc {
1032 u8 cascaded_expander;
1035 #define IPR_PATH_ACTIVE_MASK 0xC0
1036 #define IPR_PATH_NO_INFO 0x00
1037 #define IPR_PATH_ACTIVE 0x40
1038 #define IPR_PATH_NOT_ACTIVE 0x80
1040 #define IPR_PATH_STATE_MASK 0x0F
1041 #define IPR_PATH_STATE_NO_INFO 0x00
1042 #define IPR_PATH_HEALTHY 0x01
1043 #define IPR_PATH_DEGRADED 0x02
1044 #define IPR_PATH_FAILED 0x03
1047 struct ipr_hostrcb_config_element elem[1];
1048 }__attribute__((packed, aligned (4)));
1050 struct ipr_hostrcb64_fabric_desc {
1061 struct ipr_hostrcb64_config_element elem[1];
1062 }__attribute__((packed, aligned (8)));
1064 #define for_each_hrrq(hrrq, ioa_cfg) \
1065 for (hrrq = (ioa_cfg)->hrrq; \
1066 hrrq < ((ioa_cfg)->hrrq + (ioa_cfg)->hrrq_num); hrrq++)
1068 #define for_each_fabric_cfg(fabric, cfg) \
1069 for (cfg = (fabric)->elem; \
1070 cfg < ((fabric)->elem + be16_to_cpu((fabric)->num_entries)); \
1073 struct ipr_hostrcb_type_20_error {
1074 u8 failure_reason[64];
1077 struct ipr_hostrcb_fabric_desc desc[1];
1078 }__attribute__((packed, aligned (4)));
1080 struct ipr_hostrcb_type_30_error {
1081 u8 failure_reason[64];
1084 struct ipr_hostrcb64_fabric_desc desc[1];
1085 }__attribute__((packed, aligned (4)));
1087 struct ipr_hostrcb_error {
1089 struct ipr_res_addr fd_res_addr;
1090 __be32 fd_res_handle;
1093 struct ipr_hostrcb_type_ff_error type_ff_error;
1094 struct ipr_hostrcb_type_01_error type_01_error;
1095 struct ipr_hostrcb_type_02_error type_02_error;
1096 struct ipr_hostrcb_type_03_error type_03_error;
1097 struct ipr_hostrcb_type_04_error type_04_error;
1098 struct ipr_hostrcb_type_07_error type_07_error;
1099 struct ipr_hostrcb_type_12_error type_12_error;
1100 struct ipr_hostrcb_type_13_error type_13_error;
1101 struct ipr_hostrcb_type_14_error type_14_error;
1102 struct ipr_hostrcb_type_17_error type_17_error;
1103 struct ipr_hostrcb_type_20_error type_20_error;
1105 }__attribute__((packed, aligned (4)));
1107 struct ipr_hostrcb64_error {
1109 __be32 ioa_fw_level;
1110 __be32 fd_res_handle;
1118 struct ipr_hostrcb_type_ff_error type_ff_error;
1119 struct ipr_hostrcb_type_12_error type_12_error;
1120 struct ipr_hostrcb_type_17_error type_17_error;
1121 struct ipr_hostrcb_type_23_error type_23_error;
1122 struct ipr_hostrcb_type_24_error type_24_error;
1123 struct ipr_hostrcb_type_30_error type_30_error;
1125 }__attribute__((packed, aligned (8)));
1127 struct ipr_hostrcb_raw {
1128 __be32 data[sizeof(struct ipr_hostrcb_error)/sizeof(__be32)];
1129 }__attribute__((packed, aligned (4)));
1133 #define IPR_HOST_RCB_OP_CODE_CONFIG_CHANGE 0xE1
1134 #define IPR_HOST_RCB_OP_CODE_LOG_DATA 0xE2
1137 #define IPR_HOST_RCB_NOTIF_TYPE_EXISTING_CHANGED 0x00
1138 #define IPR_HOST_RCB_NOTIF_TYPE_NEW_ENTRY 0x01
1139 #define IPR_HOST_RCB_NOTIF_TYPE_REM_ENTRY 0x02
1140 #define IPR_HOST_RCB_NOTIF_TYPE_ERROR_LOG_ENTRY 0x10
1141 #define IPR_HOST_RCB_NOTIF_TYPE_INFORMATION_ENTRY 0x11
1143 u8 notifications_lost;
1144 #define IPR_HOST_RCB_NO_NOTIFICATIONS_LOST 0
1145 #define IPR_HOST_RCB_NOTIFICATIONS_LOST 0x80
1148 #define IPR_HOSTRCB_INTERNAL_OPER 0x80
1149 #define IPR_HOSTRCB_ERR_RESP_SENT 0x40
1152 #define IPR_HOST_RCB_OVERLAY_ID_1 0x01
1153 #define IPR_HOST_RCB_OVERLAY_ID_2 0x02
1154 #define IPR_HOST_RCB_OVERLAY_ID_3 0x03
1155 #define IPR_HOST_RCB_OVERLAY_ID_4 0x04
1156 #define IPR_HOST_RCB_OVERLAY_ID_6 0x06
1157 #define IPR_HOST_RCB_OVERLAY_ID_7 0x07
1158 #define IPR_HOST_RCB_OVERLAY_ID_12 0x12
1159 #define IPR_HOST_RCB_OVERLAY_ID_13 0x13
1160 #define IPR_HOST_RCB_OVERLAY_ID_14 0x14
1161 #define IPR_HOST_RCB_OVERLAY_ID_16 0x16
1162 #define IPR_HOST_RCB_OVERLAY_ID_17 0x17
1163 #define IPR_HOST_RCB_OVERLAY_ID_20 0x20
1164 #define IPR_HOST_RCB_OVERLAY_ID_23 0x23
1165 #define IPR_HOST_RCB_OVERLAY_ID_24 0x24
1166 #define IPR_HOST_RCB_OVERLAY_ID_26 0x26
1167 #define IPR_HOST_RCB_OVERLAY_ID_30 0x30
1168 #define IPR_HOST_RCB_OVERLAY_ID_DEFAULT 0xFF
1172 __be32 time_since_last_ioa_reset;
1177 struct ipr_hostrcb_error error;
1178 struct ipr_hostrcb64_error error64;
1179 struct ipr_hostrcb_cfg_ch_not ccn;
1180 struct ipr_hostrcb_raw raw;
1182 }__attribute__((packed, aligned (4)));
1184 struct ipr_hostrcb {
1185 struct ipr_hcam hcam;
1186 dma_addr_t hostrcb_dma;
1187 struct list_head queue;
1188 struct ipr_ioa_cfg *ioa_cfg;
1189 char rp_buffer[IPR_MAX_RES_PATH_LENGTH];
1192 /* IPR smart dump table structures */
1193 struct ipr_sdt_entry {
1199 #define IPR_SDT_ENDIAN 0x80
1200 #define IPR_SDT_VALID_ENTRY 0x20
1204 }__attribute__((packed, aligned (4)));
1206 struct ipr_sdt_header {
1209 __be32 num_entries_used;
1211 }__attribute__((packed, aligned (4)));
1214 struct ipr_sdt_header hdr;
1215 struct ipr_sdt_entry entry[IPR_FMT3_NUM_SDT_ENTRIES];
1216 }__attribute__((packed, aligned (4)));
1219 struct ipr_sdt_header hdr;
1220 struct ipr_sdt_entry entry[1];
1221 }__attribute__((packed, aligned (4)));
1226 struct ipr_bus_attributes {
1234 struct ipr_sata_port {
1235 struct ipr_ioa_cfg *ioa_cfg;
1236 struct ata_port *ap;
1237 struct ipr_resource_entry *res;
1238 struct ipr_ioasa_gata ioasa;
1241 struct ipr_resource_entry {
1242 u8 needs_sync_complete:1;
1246 u8 resetting_device:1;
1248 u32 bus; /* AKA channel */
1249 u32 target; /* AKA id */
1251 #define IPR_ARRAY_VIRTUAL_BUS 0x1
1252 #define IPR_VSET_VIRTUAL_BUS 0x2
1253 #define IPR_IOAFP_VIRTUAL_BUS 0x3
1255 #define IPR_GET_RES_PHYS_LOC(res) \
1256 (((res)->bus << 24) | ((res)->target << 8) | (res)->lun)
1266 struct ipr_std_inq_data std_inq_data;
1271 struct scsi_lun dev_lun;
1274 struct ipr_ioa_cfg *ioa_cfg;
1275 struct scsi_device *sdev;
1276 struct ipr_sata_port *sata_port;
1277 struct list_head queue;
1278 }; /* struct ipr_resource_entry */
1280 struct ipr_resource_hdr {
1285 struct ipr_misc_cbs {
1286 struct ipr_ioa_vpd ioa_vpd;
1287 struct ipr_inquiry_page0 page0_data;
1288 struct ipr_inquiry_page3 page3_data;
1289 struct ipr_inquiry_cap cap;
1290 struct ipr_mode_pages mode_pages;
1291 struct ipr_supported_device supp_dev;
1294 struct ipr_interrupt_offsets {
1295 unsigned long set_interrupt_mask_reg;
1296 unsigned long clr_interrupt_mask_reg;
1297 unsigned long clr_interrupt_mask_reg32;
1298 unsigned long sense_interrupt_mask_reg;
1299 unsigned long sense_interrupt_mask_reg32;
1300 unsigned long clr_interrupt_reg;
1301 unsigned long clr_interrupt_reg32;
1303 unsigned long sense_interrupt_reg;
1304 unsigned long sense_interrupt_reg32;
1305 unsigned long ioarrin_reg;
1306 unsigned long sense_uproc_interrupt_reg;
1307 unsigned long sense_uproc_interrupt_reg32;
1308 unsigned long set_uproc_interrupt_reg;
1309 unsigned long set_uproc_interrupt_reg32;
1310 unsigned long clr_uproc_interrupt_reg;
1311 unsigned long clr_uproc_interrupt_reg32;
1313 unsigned long init_feedback_reg;
1315 unsigned long dump_addr_reg;
1316 unsigned long dump_data_reg;
1318 #define IPR_ENDIAN_SWAP_KEY 0x00080800
1319 unsigned long endian_swap_reg;
1322 struct ipr_interrupts {
1323 void __iomem *set_interrupt_mask_reg;
1324 void __iomem *clr_interrupt_mask_reg;
1325 void __iomem *clr_interrupt_mask_reg32;
1326 void __iomem *sense_interrupt_mask_reg;
1327 void __iomem *sense_interrupt_mask_reg32;
1328 void __iomem *clr_interrupt_reg;
1329 void __iomem *clr_interrupt_reg32;
1331 void __iomem *sense_interrupt_reg;
1332 void __iomem *sense_interrupt_reg32;
1333 void __iomem *ioarrin_reg;
1334 void __iomem *sense_uproc_interrupt_reg;
1335 void __iomem *sense_uproc_interrupt_reg32;
1336 void __iomem *set_uproc_interrupt_reg;
1337 void __iomem *set_uproc_interrupt_reg32;
1338 void __iomem *clr_uproc_interrupt_reg;
1339 void __iomem *clr_uproc_interrupt_reg32;
1341 void __iomem *init_feedback_reg;
1343 void __iomem *dump_addr_reg;
1344 void __iomem *dump_data_reg;
1346 void __iomem *endian_swap_reg;
1349 struct ipr_chip_cfg_t {
1355 struct ipr_interrupt_offsets regs;
1362 #define IPR_USE_LSI 0x00
1363 #define IPR_USE_MSI 0x01
1364 #define IPR_USE_MSIX 0x02
1366 #define IPR_SIS32 0x00
1367 #define IPR_SIS64 0x01
1369 #define IPR_PCI_CFG 0x00
1370 #define IPR_MMIO 0x01
1371 const struct ipr_chip_cfg_t *cfg;
1374 enum ipr_shutdown_type {
1375 IPR_SHUTDOWN_NORMAL = 0x00,
1376 IPR_SHUTDOWN_PREPARE_FOR_NORMAL = 0x40,
1377 IPR_SHUTDOWN_ABBREV = 0x80,
1378 IPR_SHUTDOWN_NONE = 0x100
1381 struct ipr_trace_entry {
1387 #define IPR_TRACE_START 0x00
1388 #define IPR_TRACE_FINISH 0xff
1404 struct scatterlist scatterlist[1];
1407 enum ipr_sdt_state {
1416 /* Per-controller data */
1417 struct ipr_ioa_cfg {
1418 char eye_catcher[8];
1419 #define IPR_EYECATCHER "iprcfg"
1421 struct list_head queue;
1423 u8 in_reset_reload:1;
1424 u8 in_ioa_bringdown:1;
1425 u8 ioa_unit_checked:1;
1427 u8 allow_ml_add_del:1;
1428 u8 needs_hard_reset:1;
1430 u8 needs_warm_reset:1;
1440 * Bitmaps for SIS64 generated target values
1442 unsigned long *target_ids;
1443 unsigned long *array_ids;
1444 unsigned long *vset_ids;
1446 u16 type; /* CCIN of the card */
1449 #define IPR_MAX_LOG_LEVEL 4
1450 #define IPR_DEFAULT_LOG_LEVEL 2
1452 #define IPR_NUM_TRACE_INDEX_BITS 8
1453 #define IPR_NUM_TRACE_ENTRIES (1 << IPR_NUM_TRACE_INDEX_BITS)
1454 #define IPR_TRACE_SIZE (sizeof(struct ipr_trace_entry) * IPR_NUM_TRACE_ENTRIES)
1455 char trace_start[8];
1456 #define IPR_TRACE_START_LABEL "trace"
1457 struct ipr_trace_entry *trace;
1458 atomic_t trace_index;
1460 char cfg_table_start[8];
1461 #define IPR_CFG_TBL_START "cfg"
1463 struct ipr_config_table *cfg_table;
1464 struct ipr_config_table64 *cfg_table64;
1466 dma_addr_t cfg_table_dma;
1468 u32 max_devs_supported;
1470 char resource_table_label[8];
1471 #define IPR_RES_TABLE_LABEL "res_tbl"
1472 struct ipr_resource_entry *res_entries;
1473 struct list_head free_res_q;
1474 struct list_head used_res_q;
1476 char ipr_hcam_label[8];
1477 #define IPR_HCAM_LABEL "hcams"
1478 struct ipr_hostrcb *hostrcb[IPR_NUM_HCAMS];
1479 dma_addr_t hostrcb_dma[IPR_NUM_HCAMS];
1480 struct list_head hostrcb_free_q;
1481 struct list_head hostrcb_pending_q;
1483 struct ipr_hrr_queue hrrq[IPR_MAX_HRRQ_NUM];
1485 atomic_t hrrq_index;
1486 u16 identify_hrrq_index;
1488 struct ipr_bus_attributes bus_attr[IPR_MAX_NUM_BUSES];
1490 unsigned int transop_timeout;
1491 const struct ipr_chip_cfg_t *chip_cfg;
1492 const struct ipr_chip_t *ipr_chip;
1494 void __iomem *hdw_dma_regs; /* iomapped PCI memory space */
1495 unsigned long hdw_dma_regs_pci; /* raw PCI memory space */
1496 void __iomem *ioa_mailbox;
1497 struct ipr_interrupts regs;
1499 u16 saved_pcix_cmd_reg;
1505 struct Scsi_Host *host;
1506 struct pci_dev *pdev;
1507 struct ipr_sglist *ucode_sglist;
1508 u8 saved_mode_page_len;
1510 struct work_struct work_q;
1512 wait_queue_head_t reset_wait_q;
1513 wait_queue_head_t msi_wait_q;
1515 struct ipr_dump *dump;
1516 enum ipr_sdt_state sdt_state;
1518 struct ipr_misc_cbs *vpd_cbs;
1519 dma_addr_t vpd_cbs_dma;
1521 struct pci_pool *ipr_cmd_pool;
1523 struct ipr_cmnd *reset_cmd;
1524 int (*reset) (struct ipr_cmnd *);
1526 struct ata_host ata_host;
1527 char ipr_cmd_label[8];
1528 #define IPR_CMD_LABEL "ipr_cmd"
1530 struct ipr_cmnd **ipr_cmnd_list;
1531 dma_addr_t *ipr_cmnd_list_dma;
1534 unsigned int nvectors;
1539 } vectors_info[IPR_MAX_MSIX_VECTORS];
1543 }; /* struct ipr_ioa_cfg */
1546 struct ipr_ioarcb ioarcb;
1548 struct ipr_ioadl_desc ioadl[IPR_NUM_IOADL_ENTRIES];
1549 struct ipr_ioadl64_desc ioadl64[IPR_NUM_IOADL_ENTRIES];
1550 struct ipr_ata64_ioadl ata_ioadl;
1553 struct ipr_ioasa ioasa;
1554 struct ipr_ioasa64 ioasa64;
1556 struct list_head queue;
1557 struct scsi_cmnd *scsi_cmd;
1558 struct ata_queued_cmd *qc;
1559 struct completion completion;
1560 struct timer_list timer;
1561 void (*fast_done) (struct ipr_cmnd *);
1562 void (*done) (struct ipr_cmnd *);
1563 int (*job_step) (struct ipr_cmnd *);
1564 int (*job_step_failed) (struct ipr_cmnd *);
1566 u8 sense_buffer[SCSI_SENSE_BUFFERSIZE];
1567 dma_addr_t sense_buffer_dma;
1568 unsigned short dma_use_sg;
1569 dma_addr_t dma_addr;
1570 struct ipr_cmnd *sibling;
1572 enum ipr_shutdown_type shutdown_type;
1573 struct ipr_hostrcb *hostrcb;
1574 unsigned long time_left;
1575 unsigned long scratch;
1576 struct ipr_resource_entry *res;
1577 struct scsi_device *sdev;
1580 struct ipr_hrr_queue *hrrq;
1581 struct ipr_ioa_cfg *ioa_cfg;
1584 struct ipr_ses_table_entry {
1585 char product_id[17];
1586 char compare_product_id_byte[17];
1587 u32 max_bus_speed_limit; /* MB/sec limit for this backplane */
1590 struct ipr_dump_header {
1592 #define IPR_DUMP_EYE_CATCHER 0xC5D4E3F2
1595 u32 first_entry_offset;
1597 #define IPR_DUMP_STATUS_SUCCESS 0
1598 #define IPR_DUMP_STATUS_QUAL_SUCCESS 2
1599 #define IPR_DUMP_STATUS_FAILED 0xffffffff
1601 #define IPR_DUMP_OS_LINUX 0x4C4E5558
1603 #define IPR_DUMP_DRIVER_NAME 0x49505232
1604 }__attribute__((packed, aligned (4)));
1606 struct ipr_dump_entry_header {
1608 #define IPR_DUMP_EYE_CATCHER 0xC5D4E3F2
1613 #define IPR_DUMP_DATA_TYPE_ASCII 0x41534349
1614 #define IPR_DUMP_DATA_TYPE_BINARY 0x42494E41
1616 #define IPR_DUMP_IOA_DUMP_ID 0x494F4131
1617 #define IPR_DUMP_LOCATION_ID 0x4C4F4341
1618 #define IPR_DUMP_TRACE_ID 0x54524143
1619 #define IPR_DUMP_DRIVER_VERSION_ID 0x44525652
1620 #define IPR_DUMP_DRIVER_TYPE_ID 0x54595045
1621 #define IPR_DUMP_IOA_CTRL_BLK 0x494F4342
1622 #define IPR_DUMP_PEND_OPS 0x414F5053
1624 }__attribute__((packed, aligned (4)));
1626 struct ipr_dump_location_entry {
1627 struct ipr_dump_entry_header hdr;
1629 }__attribute__((packed));
1631 struct ipr_dump_trace_entry {
1632 struct ipr_dump_entry_header hdr;
1633 u32 trace[IPR_TRACE_SIZE / sizeof(u32)];
1634 }__attribute__((packed, aligned (4)));
1636 struct ipr_dump_version_entry {
1637 struct ipr_dump_entry_header hdr;
1638 u8 version[sizeof(IPR_DRIVER_VERSION)];
1641 struct ipr_dump_ioa_type_entry {
1642 struct ipr_dump_entry_header hdr;
1647 struct ipr_driver_dump {
1648 struct ipr_dump_header hdr;
1649 struct ipr_dump_version_entry version_entry;
1650 struct ipr_dump_location_entry location_entry;
1651 struct ipr_dump_ioa_type_entry ioa_type_entry;
1652 struct ipr_dump_trace_entry trace_entry;
1653 }__attribute__((packed));
1655 struct ipr_ioa_dump {
1656 struct ipr_dump_entry_header hdr;
1660 u32 next_page_index;
1663 }__attribute__((packed, aligned (4)));
1667 struct ipr_ioa_cfg *ioa_cfg;
1668 struct ipr_driver_dump driver_dump;
1669 struct ipr_ioa_dump ioa_dump;
1672 struct ipr_error_table_t {
1679 struct ipr_software_inq_lid_info {
1681 __be32 timestamp[3];
1682 }__attribute__((packed, aligned (4)));
1684 struct ipr_ucode_image_header {
1685 __be32 header_length;
1686 __be32 lid_table_offset;
1689 u8 minor_release[2];
1691 char eyecatcher[16];
1693 struct ipr_software_inq_lid_info lid[1];
1694 }__attribute__((packed, aligned (4)));
1699 #define IPR_DBG_CMD(CMD) if (ipr_debug) { CMD; }
1701 #ifdef CONFIG_SCSI_IPR_TRACE
1702 #define ipr_create_trace_file(kobj, attr) sysfs_create_bin_file(kobj, attr)
1703 #define ipr_remove_trace_file(kobj, attr) sysfs_remove_bin_file(kobj, attr)
1705 #define ipr_create_trace_file(kobj, attr) 0
1706 #define ipr_remove_trace_file(kobj, attr) do { } while(0)
1709 #ifdef CONFIG_SCSI_IPR_DUMP
1710 #define ipr_create_dump_file(kobj, attr) sysfs_create_bin_file(kobj, attr)
1711 #define ipr_remove_dump_file(kobj, attr) sysfs_remove_bin_file(kobj, attr)
1713 #define ipr_create_dump_file(kobj, attr) 0
1714 #define ipr_remove_dump_file(kobj, attr) do { } while(0)
1718 * Error logging macros
1720 #define ipr_err(...) printk(KERN_ERR IPR_NAME ": "__VA_ARGS__)
1721 #define ipr_info(...) printk(KERN_INFO IPR_NAME ": "__VA_ARGS__)
1722 #define ipr_dbg(...) IPR_DBG_CMD(printk(KERN_INFO IPR_NAME ": "__VA_ARGS__))
1724 #define ipr_res_printk(level, ioa_cfg, bus, target, lun, fmt, ...) \
1725 printk(level IPR_NAME ": %d:%d:%d:%d: " fmt, (ioa_cfg)->host->host_no, \
1726 bus, target, lun, ##__VA_ARGS__)
1728 #define ipr_res_err(ioa_cfg, res, fmt, ...) \
1729 ipr_res_printk(KERN_ERR, ioa_cfg, (res)->bus, (res)->target, (res)->lun, fmt, ##__VA_ARGS__)
1731 #define ipr_ra_printk(level, ioa_cfg, ra, fmt, ...) \
1732 printk(level IPR_NAME ": %d:%d:%d:%d: " fmt, (ioa_cfg)->host->host_no, \
1733 (ra).bus, (ra).target, (ra).lun, ##__VA_ARGS__)
1735 #define ipr_ra_err(ioa_cfg, ra, fmt, ...) \
1736 ipr_ra_printk(KERN_ERR, ioa_cfg, ra, fmt, ##__VA_ARGS__)
1738 #define ipr_phys_res_err(ioa_cfg, res, fmt, ...) \
1740 if ((res).bus >= IPR_MAX_NUM_BUSES) { \
1741 ipr_err(fmt": unknown\n", ##__VA_ARGS__); \
1743 ipr_err(fmt": %d:%d:%d:%d\n", \
1744 ##__VA_ARGS__, (ioa_cfg)->host->host_no, \
1745 (res).bus, (res).target, (res).lun); \
1749 #define ipr_hcam_err(hostrcb, fmt, ...) \
1751 if (ipr_is_device(hostrcb)) { \
1752 if ((hostrcb)->ioa_cfg->sis64) { \
1753 printk(KERN_ERR IPR_NAME ": %s: " fmt, \
1754 ipr_format_res_path(hostrcb->ioa_cfg, \
1755 hostrcb->hcam.u.error64.fd_res_path, \
1756 hostrcb->rp_buffer, \
1757 sizeof(hostrcb->rp_buffer)), \
1760 ipr_ra_err((hostrcb)->ioa_cfg, \
1761 (hostrcb)->hcam.u.error.fd_res_addr, \
1762 fmt, __VA_ARGS__); \
1765 dev_err(&(hostrcb)->ioa_cfg->pdev->dev, fmt, __VA_ARGS__); \
1769 #define ipr_trace ipr_dbg("%s: %s: Line: %d\n",\
1770 __FILE__, __func__, __LINE__)
1772 #define ENTER IPR_DBG_CMD(printk(KERN_INFO IPR_NAME": Entering %s\n", __func__))
1773 #define LEAVE IPR_DBG_CMD(printk(KERN_INFO IPR_NAME": Leaving %s\n", __func__))
1775 #define ipr_err_separator \
1776 ipr_err("----------------------------------------------------------\n")
1784 * ipr_is_ioa_resource - Determine if a resource is the IOA
1785 * @res: resource entry struct
1788 * 1 if IOA / 0 if not IOA
1790 static inline int ipr_is_ioa_resource(struct ipr_resource_entry *res)
1792 return res->type == IPR_RES_TYPE_IOAFP;
1796 * ipr_is_af_dasd_device - Determine if a resource is an AF DASD
1797 * @res: resource entry struct
1800 * 1 if AF DASD / 0 if not AF DASD
1802 static inline int ipr_is_af_dasd_device(struct ipr_resource_entry *res)
1804 return res->type == IPR_RES_TYPE_AF_DASD ||
1805 res->type == IPR_RES_TYPE_REMOTE_AF_DASD;
1809 * ipr_is_vset_device - Determine if a resource is a VSET
1810 * @res: resource entry struct
1813 * 1 if VSET / 0 if not VSET
1815 static inline int ipr_is_vset_device(struct ipr_resource_entry *res)
1817 return res->type == IPR_RES_TYPE_VOLUME_SET;
1821 * ipr_is_gscsi - Determine if a resource is a generic scsi resource
1822 * @res: resource entry struct
1825 * 1 if GSCSI / 0 if not GSCSI
1827 static inline int ipr_is_gscsi(struct ipr_resource_entry *res)
1829 return res->type == IPR_RES_TYPE_GENERIC_SCSI;
1833 * ipr_is_scsi_disk - Determine if a resource is a SCSI disk
1834 * @res: resource entry struct
1837 * 1 if SCSI disk / 0 if not SCSI disk
1839 static inline int ipr_is_scsi_disk(struct ipr_resource_entry *res)
1841 if (ipr_is_af_dasd_device(res) ||
1842 (ipr_is_gscsi(res) && IPR_IS_DASD_DEVICE(res->std_inq_data)))
1849 * ipr_is_gata - Determine if a resource is a generic ATA resource
1850 * @res: resource entry struct
1853 * 1 if GATA / 0 if not GATA
1855 static inline int ipr_is_gata(struct ipr_resource_entry *res)
1857 return res->type == IPR_RES_TYPE_GENERIC_ATA;
1861 * ipr_is_naca_model - Determine if a resource is using NACA queueing model
1862 * @res: resource entry struct
1865 * 1 if NACA queueing model / 0 if not NACA queueing model
1867 static inline int ipr_is_naca_model(struct ipr_resource_entry *res)
1869 if (ipr_is_gscsi(res) && res->qmodel == IPR_QUEUE_NACA_MODEL)
1875 * ipr_is_device - Determine if the hostrcb structure is related to a device
1876 * @hostrcb: host resource control blocks struct
1879 * 1 if AF / 0 if not AF
1881 static inline int ipr_is_device(struct ipr_hostrcb *hostrcb)
1883 struct ipr_res_addr *res_addr;
1886 if (hostrcb->ioa_cfg->sis64) {
1887 res_path = &hostrcb->hcam.u.error64.fd_res_path[0];
1888 if ((res_path[0] == 0x00 || res_path[0] == 0x80 ||
1889 res_path[0] == 0x81) && res_path[2] != 0xFF)
1892 res_addr = &hostrcb->hcam.u.error.fd_res_addr;
1894 if ((res_addr->bus < IPR_MAX_NUM_BUSES) &&
1895 (res_addr->target < (IPR_MAX_NUM_TARGETS_PER_BUS - 1)))
1902 * ipr_sdt_is_fmt2 - Determine if a SDT address is in format 2
1903 * @sdt_word: SDT address
1906 * 1 if format 2 / 0 if not
1908 static inline int ipr_sdt_is_fmt2(u32 sdt_word)
1910 u32 bar_sel = IPR_GET_FMT2_BAR_SEL(sdt_word);
1913 case IPR_SDT_FMT2_BAR0_SEL:
1914 case IPR_SDT_FMT2_BAR1_SEL:
1915 case IPR_SDT_FMT2_BAR2_SEL:
1916 case IPR_SDT_FMT2_BAR3_SEL:
1917 case IPR_SDT_FMT2_BAR4_SEL:
1918 case IPR_SDT_FMT2_BAR5_SEL:
1919 case IPR_SDT_FMT2_EXP_ROM_SEL:
1927 static inline void writeq(u64 val, void __iomem *addr)
1929 writel(((u32) (val >> 32)), addr);
1930 writel(((u32) (val)), (addr + 4));