drivers/regulator/pv88090-regulator.h

   1 /*
   2  * pv88090-regulator.h - Regulator definitions for PV88090
   3  * Copyright (C) 2015 Powerventure Semiconductor Ltd.
   4  *
   5  * This program is free software; you can redistribute it and/or
   6  * modify it under the terms of the GNU General Public License
   7  * as published by the Free Software Foundation; either version 2
   8  * of the License, or (at your option) any later version.
   9  *
  10  * This program is distributed in the hope that it will be useful,
  11  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  13  * GNU General Public License for more details.
  14  */
  15
  16 #ifndef __PV88090_REGISTERS_H__
  17 #define __PV88090_REGISTERS_H__
  18
  19 /* System Control and Event Registers */
  20 #define PV88090_REG_EVENT_A                     0x03
  21 #define PV88090_REG_MASK_A                      0x06
  22 #define PV88090_REG_MASK_B                      0x07
  23
  24 /* Regulator Registers */
  25 #define PV88090_REG_BUCK1_CONF0                 0x18
  26 #define PV88090_REG_BUCK1_CONF1                 0x19
  27 #define PV88090_REG_BUCK1_CONF2                 0x1a
  28 #define PV88090_REG_BUCK2_CONF0                 0x1b
  29 #define PV88090_REG_BUCK2_CONF1                 0x1c
  30 #define PV88090_REG_BUCK2_CONF2                 0x58
  31 #define PV88090_REG_BUCK3_CONF0                 0x1d
  32 #define PV88090_REG_BUCK3_CONF1                 0x1e
  33 #define PV88090_REG_BUCK3_CONF2                 0x5c
  34
  35 #define PV88090_REG_LDO1_CONT                   0x1f
  36 #define PV88090_REG_LDO2_CONT                   0x20
  37 #define PV88090_REG_LDO3_CONT                   0x21
  38 #define PV88090_REG_BUCK_FOLD_RANGE                     0x61
  39
  40 /* PV88090_REG_EVENT_A (addr=0x03) */
  41 #define PV88090_E_VDD_FLT                               0x01
  42 #define PV88090_E_OVER_TEMP                     0x02
  43
  44 /* PV88090_REG_MASK_A (addr=0x06) */
  45 #define PV88090_M_VDD_FLT                               0x01
  46 #define PV88090_M_OVER_TEMP                     0x02
  47
  48 /* PV88090_REG_BUCK1_CONF0 (addr=0x18) */
  49 #define PV88090_BUCK1_EN                                0x80
  50 #define PV88090_VBUCK1_MASK                     0x7F
  51 /* PV88090_REG_BUCK2_CONF0 (addr=0x1b) */
  52 #define PV88090_BUCK2_EN                                0x80
  53 #define PV88090_VBUCK2_MASK                     0x7F
  54 /* PV88090_REG_BUCK3_CONF0 (addr=0x1d) */
  55 #define PV88090_BUCK3_EN                                0x80
  56 #define PV88090_VBUCK3_MASK                     0x7F
  57 /* PV88090_REG_LDO1_CONT (addr=0x1f) */
  58 #define PV88090_LDO1_EN                         0x40
  59 #define PV88090_VLDO1_MASK                      0x3F
  60 /* PV88090_REG_LDO2_CONT (addr=0x20) */
  61 #define PV88090_LDO2_EN                         0x40
  62 #define PV88090_VLDO2_MASK                      0x3F
  63
  64 /* PV88090_REG_BUCK1_CONF1 (addr=0x19) */
  65 #define PV88090_BUCK1_ILIM_SHIFT                        2
  66 #define PV88090_BUCK1_ILIM_MASK                 0x7C
  67 #define PV88090_BUCK1_MODE_MASK                 0x03
  68
  69 /* PV88090_REG_BUCK2_CONF1 (addr=0x1c) */
  70 #define PV88090_BUCK2_ILIM_SHIFT                        2
  71 #define PV88090_BUCK2_ILIM_MASK                 0x0C
  72 #define PV88090_BUCK2_MODE_MASK                 0x03
  73
  74 /* PV88090_REG_BUCK3_CONF1 (addr=0x1e) */
  75 #define PV88090_BUCK3_ILIM_SHIFT                        2
  76 #define PV88090_BUCK3_ILIM_MASK                 0x0C
  77 #define PV88090_BUCK3_MODE_MASK                 0x03
  78
  79 #define PV88090_BUCK_MODE_SLEEP                 0x00
  80 #define PV88090_BUCK_MODE_AUTO                  0x01
  81 #define PV88090_BUCK_MODE_SYNC                  0x02
  82
  83 /* PV88090_REG_BUCK2_CONF2 (addr=0x58) */
  84 /* PV88090_REG_BUCK3_CONF2 (addr=0x5c) */
  85 #define PV88090_BUCK_VDAC_RANGE_SHIFT                   7
  86 #define PV88090_BUCK_VDAC_RANGE_MASK                    0x01
  87
  88 #define PV88090_BUCK_VDAC_RANGE_1                       0x00
  89 #define PV88090_BUCK_VDAC_RANGE_2                       0x01
  90
  91 /* PV88090_REG_BUCK_FOLD_RANGE (addr=0x61) */
  92 #define PV88090_BUCK_VRANGE_GAIN_SHIFT                  3
  93 #define PV88090_BUCK_VRANGE_GAIN_MASK                   0x01
  94
  95 #define PV88090_BUCK_VRANGE_GAIN_1                      0x00
  96 #define PV88090_BUCK_VRANGE_GAIN_2                      0x01
  97
  98 #endif  /* __PV88090_REGISTERS_H__ */