2 * This file is part of the Chelsio T4 Ethernet driver for Linux.
4 * Copyright (c) 2003-2014 Chelsio Communications, Inc. All rights reserved.
6 * This software is available to you under a choice of one of two
7 * licenses. You may choose to be licensed under the terms of the GNU
8 * General Public License (GPL) Version 2, available from the file
9 * COPYING in the main directory of this source tree, or the
10 * OpenIB.org BSD license below:
12 * Redistribution and use in source and binary forms, with or
13 * without modification, are permitted provided that the following
16 * - Redistributions of source code must retain the above
17 * copyright notice, this list of conditions and the following
20 * - Redistributions in binary form must reproduce the above
21 * copyright notice, this list of conditions and the following
22 * disclaimer in the documentation and/or other materials
23 * provided with the distribution.
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
28 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
29 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
30 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
31 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
38 #include <linux/types.h>
41 CPL_PASS_OPEN_REQ = 0x1,
42 CPL_PASS_ACCEPT_RPL = 0x2,
43 CPL_ACT_OPEN_REQ = 0x3,
44 CPL_SET_TCB_FIELD = 0x5,
46 CPL_CLOSE_CON_REQ = 0x8,
47 CPL_CLOSE_LISTSRV_REQ = 0x9,
50 CPL_RX_DATA_ACK = 0xD,
52 CPL_L2T_WRITE_REQ = 0x12,
53 CPL_SMT_WRITE_REQ = 0x14,
54 CPL_TID_RELEASE = 0x1A,
55 CPL_SRQ_TABLE_REQ = 0x1C,
56 CPL_TX_DATA_ISO = 0x1F,
58 CPL_CLOSE_LISTSRV_RPL = 0x20,
59 CPL_L2T_WRITE_RPL = 0x23,
60 CPL_PASS_OPEN_RPL = 0x24,
61 CPL_ACT_OPEN_RPL = 0x25,
62 CPL_PEER_CLOSE = 0x26,
63 CPL_ABORT_REQ_RSS = 0x2B,
64 CPL_ABORT_RPL_RSS = 0x2D,
65 CPL_SMT_WRITE_RPL = 0x2E,
67 CPL_RX_PHYS_ADDR = 0x30,
68 CPL_CLOSE_CON_RPL = 0x32,
71 CPL_RDMA_CQE_READ_RSP = 0x36,
72 CPL_RDMA_CQE_ERR = 0x37,
74 CPL_SET_TCB_RPL = 0x3A,
76 CPL_RX_DDP_COMPLETE = 0x3F,
78 CPL_ACT_ESTABLISH = 0x40,
79 CPL_PASS_ESTABLISH = 0x41,
80 CPL_RX_DATA_DDP = 0x42,
81 CPL_PASS_ACCEPT_REQ = 0x44,
82 CPL_RX_ISCSI_CMP = 0x45,
83 CPL_TRACE_PKT_T5 = 0x48,
84 CPL_RX_ISCSI_DDP = 0x49,
85 CPL_RX_TLS_CMP = 0x4E,
87 CPL_RDMA_READ_REQ = 0x60,
89 CPL_PASS_OPEN_REQ6 = 0x81,
90 CPL_ACT_OPEN_REQ6 = 0x83,
92 CPL_TX_TLS_PDU = 0x88,
93 CPL_TX_TLS_SFO = 0x89,
94 CPL_TX_SEC_PDU = 0x8A,
95 CPL_TX_TLS_ACK = 0x8B,
97 CPL_RDMA_TERMINATE = 0xA2,
98 CPL_RDMA_WRITE = 0xA4,
99 CPL_SGE_EGR_UPDATE = 0xA5,
100 CPL_RX_MPS_PKT = 0xAF,
102 CPL_TRACE_PKT = 0xB0,
104 CPL_ISCSI_DATA = 0xB2,
109 CPL_SRQ_TABLE_RPL = 0xCC,
111 CPL_RX_PHYS_DSGL = 0xD0,
115 CPL_TX_TNL_LSO = 0xEC,
116 CPL_TX_PKT_LSO = 0xED,
117 CPL_TX_PKT_XT = 0xEE,
124 CPL_ERR_TCAM_PARITY = 1,
125 CPL_ERR_TCAM_MISS = 2,
126 CPL_ERR_TCAM_FULL = 3,
127 CPL_ERR_BAD_LENGTH = 15,
128 CPL_ERR_BAD_ROUTE = 18,
129 CPL_ERR_CONN_RESET = 20,
130 CPL_ERR_CONN_EXIST_SYNRECV = 21,
131 CPL_ERR_CONN_EXIST = 22,
132 CPL_ERR_ARP_MISS = 23,
133 CPL_ERR_BAD_SYN = 24,
134 CPL_ERR_CONN_TIMEDOUT = 30,
135 CPL_ERR_XMIT_TIMEDOUT = 31,
136 CPL_ERR_PERSIST_TIMEDOUT = 32,
137 CPL_ERR_FINWAIT2_TIMEDOUT = 33,
138 CPL_ERR_KEEPALIVE_TIMEDOUT = 34,
139 CPL_ERR_RTX_NEG_ADVICE = 35,
140 CPL_ERR_PERSIST_NEG_ADVICE = 36,
141 CPL_ERR_KEEPALV_NEG_ADVICE = 37,
142 CPL_ERR_ABORT_FAILED = 42,
143 CPL_ERR_IWARP_FLM = 50,
144 CPL_CONTAINS_READ_RPL = 60,
145 CPL_CONTAINS_WRITE_RPL = 61,
149 CPL_CONN_POLICY_AUTO = 0,
150 CPL_CONN_POLICY_ASK = 1,
151 CPL_CONN_POLICY_FILTER = 2,
152 CPL_CONN_POLICY_DENY = 3
165 ULP_CRC_HEADER = 1 << 0,
166 ULP_CRC_DATA = 1 << 1
170 CPL_ABORT_SEND_RST = 0,
174 enum { /* TX_PKT_XT checksum types */
193 #define CPL_OPCODE_S 24
194 #define CPL_OPCODE_V(x) ((x) << CPL_OPCODE_S)
195 #define CPL_OPCODE_G(x) (((x) >> CPL_OPCODE_S) & 0xFF)
196 #define TID_G(x) ((x) & 0xFFFFFF)
198 /* tid is assumed to be 24-bits */
199 #define MK_OPCODE_TID(opcode, tid) (CPL_OPCODE_V(opcode) | (tid))
201 #define OPCODE_TID(cmd) ((cmd)->ot.opcode_tid)
203 /* extract the TID from a CPL command */
204 #define GET_TID(cmd) (TID_G(be32_to_cpu(OPCODE_TID(cmd))))
206 /* partitioning of TID fields that also carry a queue id */
208 #define TID_TID_M 0x3fff
209 #define TID_TID_V(x) ((x) << TID_TID_S)
210 #define TID_TID_G(x) (((x) >> TID_TID_S) & TID_TID_M)
213 #define TID_QID_M 0x3ff
214 #define TID_QID_V(x) ((x) << TID_QID_S)
215 #define TID_QID_G(x) (((x) >> TID_QID_S) & TID_QID_M)
219 #if defined(__LITTLE_ENDIAN_BITFIELD)
238 struct work_request_hdr {
246 #define WR_OP_V(x) ((__u64)(x) << WR_OP_S)
248 #define WR_HDR struct work_request_hdr wr
250 /* option 0 fields */
252 #define TX_CHAN_V(x) ((x) << TX_CHAN_S)
255 #define ULP_MODE_V(x) ((x) << ULP_MODE_S)
257 #define RCV_BUFSIZ_S 12
258 #define RCV_BUFSIZ_M 0x3FFU
259 #define RCV_BUFSIZ_V(x) ((x) << RCV_BUFSIZ_S)
261 #define SMAC_SEL_S 28
262 #define SMAC_SEL_V(x) ((__u64)(x) << SMAC_SEL_S)
265 #define L2T_IDX_V(x) ((__u64)(x) << L2T_IDX_S)
267 #define WND_SCALE_S 50
268 #define WND_SCALE_V(x) ((__u64)(x) << WND_SCALE_S)
270 #define KEEP_ALIVE_S 54
271 #define KEEP_ALIVE_V(x) ((__u64)(x) << KEEP_ALIVE_S)
272 #define KEEP_ALIVE_F KEEP_ALIVE_V(1ULL)
275 #define MSS_IDX_M 0xF
276 #define MSS_IDX_V(x) ((__u64)(x) << MSS_IDX_S)
277 #define MSS_IDX_G(x) (((x) >> MSS_IDX_S) & MSS_IDX_M)
279 /* option 2 fields */
280 #define RSS_QUEUE_S 0
281 #define RSS_QUEUE_M 0x3FF
282 #define RSS_QUEUE_V(x) ((x) << RSS_QUEUE_S)
283 #define RSS_QUEUE_G(x) (((x) >> RSS_QUEUE_S) & RSS_QUEUE_M)
285 #define RSS_QUEUE_VALID_S 10
286 #define RSS_QUEUE_VALID_V(x) ((x) << RSS_QUEUE_VALID_S)
287 #define RSS_QUEUE_VALID_F RSS_QUEUE_VALID_V(1U)
289 #define RX_FC_DISABLE_S 20
290 #define RX_FC_DISABLE_V(x) ((x) << RX_FC_DISABLE_S)
291 #define RX_FC_DISABLE_F RX_FC_DISABLE_V(1U)
293 #define RX_FC_VALID_S 22
294 #define RX_FC_VALID_V(x) ((x) << RX_FC_VALID_S)
295 #define RX_FC_VALID_F RX_FC_VALID_V(1U)
297 #define RX_CHANNEL_S 26
298 #define RX_CHANNEL_V(x) ((x) << RX_CHANNEL_S)
299 #define RX_CHANNEL_F RX_CHANNEL_V(1U)
301 #define WND_SCALE_EN_S 28
302 #define WND_SCALE_EN_V(x) ((x) << WND_SCALE_EN_S)
303 #define WND_SCALE_EN_F WND_SCALE_EN_V(1U)
305 #define T5_OPT_2_VALID_S 31
306 #define T5_OPT_2_VALID_V(x) ((x) << T5_OPT_2_VALID_S)
307 #define T5_OPT_2_VALID_F T5_OPT_2_VALID_V(1U)
309 struct cpl_pass_open_req {
320 /* option 0 fields */
322 #define NO_CONG_V(x) ((x) << NO_CONG_S)
323 #define NO_CONG_F NO_CONG_V(1U)
326 #define DELACK_V(x) ((x) << DELACK_S)
327 #define DELACK_F DELACK_V(1U)
329 #define NON_OFFLOAD_S 7
330 #define NON_OFFLOAD_V(x) ((x) << NON_OFFLOAD_S)
331 #define NON_OFFLOAD_F NON_OFFLOAD_V(1U)
335 #define DSCP_V(x) ((x) << DSCP_S)
336 #define DSCP_G(x) (((x) >> DSCP_S) & DSCP_M)
338 #define TCAM_BYPASS_S 48
339 #define TCAM_BYPASS_V(x) ((__u64)(x) << TCAM_BYPASS_S)
340 #define TCAM_BYPASS_F TCAM_BYPASS_V(1ULL)
343 #define NAGLE_V(x) ((__u64)(x) << NAGLE_S)
344 #define NAGLE_F NAGLE_V(1ULL)
346 /* option 1 fields */
347 #define SYN_RSS_ENABLE_S 0
348 #define SYN_RSS_ENABLE_V(x) ((x) << SYN_RSS_ENABLE_S)
349 #define SYN_RSS_ENABLE_F SYN_RSS_ENABLE_V(1U)
351 #define SYN_RSS_QUEUE_S 2
352 #define SYN_RSS_QUEUE_V(x) ((x) << SYN_RSS_QUEUE_S)
354 #define CONN_POLICY_S 22
355 #define CONN_POLICY_V(x) ((x) << CONN_POLICY_S)
357 struct cpl_pass_open_req6 {
370 struct cpl_pass_open_rpl {
379 #if defined(__LITTLE_ENDIAN_BITFIELD)
394 struct cpl_pass_accept_req {
402 struct tcp_options tcpopt;
405 /* cpl_pass_accept_req.hdr_len fields */
406 #define SYN_RX_CHAN_S 0
407 #define SYN_RX_CHAN_M 0xF
408 #define SYN_RX_CHAN_V(x) ((x) << SYN_RX_CHAN_S)
409 #define SYN_RX_CHAN_G(x) (((x) >> SYN_RX_CHAN_S) & SYN_RX_CHAN_M)
411 #define TCP_HDR_LEN_S 10
412 #define TCP_HDR_LEN_M 0x3F
413 #define TCP_HDR_LEN_V(x) ((x) << TCP_HDR_LEN_S)
414 #define TCP_HDR_LEN_G(x) (((x) >> TCP_HDR_LEN_S) & TCP_HDR_LEN_M)
416 #define IP_HDR_LEN_S 16
417 #define IP_HDR_LEN_M 0x3FF
418 #define IP_HDR_LEN_V(x) ((x) << IP_HDR_LEN_S)
419 #define IP_HDR_LEN_G(x) (((x) >> IP_HDR_LEN_S) & IP_HDR_LEN_M)
421 #define ETH_HDR_LEN_S 26
422 #define ETH_HDR_LEN_M 0x1F
423 #define ETH_HDR_LEN_V(x) ((x) << ETH_HDR_LEN_S)
424 #define ETH_HDR_LEN_G(x) (((x) >> ETH_HDR_LEN_S) & ETH_HDR_LEN_M)
426 /* cpl_pass_accept_req.l2info fields */
427 #define SYN_MAC_IDX_S 0
428 #define SYN_MAC_IDX_M 0x1FF
429 #define SYN_MAC_IDX_V(x) ((x) << SYN_MAC_IDX_S)
430 #define SYN_MAC_IDX_G(x) (((x) >> SYN_MAC_IDX_S) & SYN_MAC_IDX_M)
432 #define SYN_XACT_MATCH_S 9
433 #define SYN_XACT_MATCH_V(x) ((x) << SYN_XACT_MATCH_S)
434 #define SYN_XACT_MATCH_F SYN_XACT_MATCH_V(1U)
436 #define SYN_INTF_S 12
437 #define SYN_INTF_M 0xF
438 #define SYN_INTF_V(x) ((x) << SYN_INTF_S)
439 #define SYN_INTF_G(x) (((x) >> SYN_INTF_S) & SYN_INTF_M)
441 enum { /* TCP congestion control algorithms */
448 #define CONG_CNTRL_S 14
449 #define CONG_CNTRL_M 0x3
450 #define CONG_CNTRL_V(x) ((x) << CONG_CNTRL_S)
451 #define CONG_CNTRL_G(x) (((x) >> CONG_CNTRL_S) & CONG_CNTRL_M)
454 #define T5_ISS_V(x) ((x) << T5_ISS_S)
455 #define T5_ISS_F T5_ISS_V(1U)
457 struct cpl_pass_accept_rpl {
464 /* option 2 fields */
465 #define RX_COALESCE_VALID_S 11
466 #define RX_COALESCE_VALID_V(x) ((x) << RX_COALESCE_VALID_S)
467 #define RX_COALESCE_VALID_F RX_COALESCE_VALID_V(1U)
469 #define RX_COALESCE_S 12
470 #define RX_COALESCE_V(x) ((x) << RX_COALESCE_S)
473 #define PACE_V(x) ((x) << PACE_S)
475 #define TX_QUEUE_S 23
476 #define TX_QUEUE_M 0x7
477 #define TX_QUEUE_V(x) ((x) << TX_QUEUE_S)
478 #define TX_QUEUE_G(x) (((x) >> TX_QUEUE_S) & TX_QUEUE_M)
480 #define CCTRL_ECN_S 27
481 #define CCTRL_ECN_V(x) ((x) << CCTRL_ECN_S)
482 #define CCTRL_ECN_F CCTRL_ECN_V(1U)
484 #define TSTAMPS_EN_S 29
485 #define TSTAMPS_EN_V(x) ((x) << TSTAMPS_EN_S)
486 #define TSTAMPS_EN_F TSTAMPS_EN_V(1U)
489 #define SACK_EN_V(x) ((x) << SACK_EN_S)
490 #define SACK_EN_F SACK_EN_V(1U)
492 struct cpl_t5_pass_accept_rpl {
501 struct cpl_act_open_req {
513 #define FILTER_TUPLE_S 24
514 #define FILTER_TUPLE_M 0xFFFFFFFFFF
515 #define FILTER_TUPLE_V(x) ((x) << FILTER_TUPLE_S)
516 #define FILTER_TUPLE_G(x) (((x) >> FILTER_TUPLE_S) & FILTER_TUPLE_M)
517 struct cpl_t5_act_open_req {
530 struct cpl_t6_act_open_req {
545 struct cpl_act_open_req6 {
559 struct cpl_t5_act_open_req6 {
574 struct cpl_t6_act_open_req6 {
591 struct cpl_act_open_rpl {
596 /* cpl_act_open_rpl.atid_status fields */
597 #define AOPEN_STATUS_S 0
598 #define AOPEN_STATUS_M 0xFF
599 #define AOPEN_STATUS_G(x) (((x) >> AOPEN_STATUS_S) & AOPEN_STATUS_M)
601 #define AOPEN_ATID_S 8
602 #define AOPEN_ATID_M 0xFFFFFF
603 #define AOPEN_ATID_G(x) (((x) >> AOPEN_ATID_S) & AOPEN_ATID_M)
605 struct cpl_pass_establish {
615 /* cpl_pass_establish.tos_stid fields */
616 #define PASS_OPEN_TID_S 0
617 #define PASS_OPEN_TID_M 0xFFFFFF
618 #define PASS_OPEN_TID_V(x) ((x) << PASS_OPEN_TID_S)
619 #define PASS_OPEN_TID_G(x) (((x) >> PASS_OPEN_TID_S) & PASS_OPEN_TID_M)
621 #define PASS_OPEN_TOS_S 24
622 #define PASS_OPEN_TOS_M 0xFF
623 #define PASS_OPEN_TOS_V(x) ((x) << PASS_OPEN_TOS_S)
624 #define PASS_OPEN_TOS_G(x) (((x) >> PASS_OPEN_TOS_S) & PASS_OPEN_TOS_M)
626 /* cpl_pass_establish.tcp_opt fields (also applies to act_open_establish) */
627 #define TCPOPT_WSCALE_OK_S 5
628 #define TCPOPT_WSCALE_OK_M 0x1
629 #define TCPOPT_WSCALE_OK_G(x) \
630 (((x) >> TCPOPT_WSCALE_OK_S) & TCPOPT_WSCALE_OK_M)
632 #define TCPOPT_SACK_S 6
633 #define TCPOPT_SACK_M 0x1
634 #define TCPOPT_SACK_G(x) (((x) >> TCPOPT_SACK_S) & TCPOPT_SACK_M)
636 #define TCPOPT_TSTAMP_S 7
637 #define TCPOPT_TSTAMP_M 0x1
638 #define TCPOPT_TSTAMP_G(x) (((x) >> TCPOPT_TSTAMP_S) & TCPOPT_TSTAMP_M)
640 #define TCPOPT_SND_WSCALE_S 8
641 #define TCPOPT_SND_WSCALE_M 0xF
642 #define TCPOPT_SND_WSCALE_G(x) \
643 (((x) >> TCPOPT_SND_WSCALE_S) & TCPOPT_SND_WSCALE_M)
645 #define TCPOPT_MSS_S 12
646 #define TCPOPT_MSS_M 0xF
647 #define TCPOPT_MSS_G(x) (((x) >> TCPOPT_MSS_S) & TCPOPT_MSS_M)
649 #define T6_TCP_HDR_LEN_S 8
650 #define T6_TCP_HDR_LEN_V(x) ((x) << T6_TCP_HDR_LEN_S)
651 #define T6_TCP_HDR_LEN_G(x) (((x) >> T6_TCP_HDR_LEN_S) & TCP_HDR_LEN_M)
653 #define T6_IP_HDR_LEN_S 14
654 #define T6_IP_HDR_LEN_V(x) ((x) << T6_IP_HDR_LEN_S)
655 #define T6_IP_HDR_LEN_G(x) (((x) >> T6_IP_HDR_LEN_S) & IP_HDR_LEN_M)
657 #define T6_ETH_HDR_LEN_S 24
658 #define T6_ETH_HDR_LEN_M 0xFF
659 #define T6_ETH_HDR_LEN_V(x) ((x) << T6_ETH_HDR_LEN_S)
660 #define T6_ETH_HDR_LEN_G(x) (((x) >> T6_ETH_HDR_LEN_S) & T6_ETH_HDR_LEN_M)
662 struct cpl_act_establish {
679 /* cpl_get_tcb.reply_ctrl fields */
681 #define QUEUENO_V(x) ((x) << QUEUENO_S)
683 #define REPLY_CHAN_S 14
684 #define REPLY_CHAN_V(x) ((x) << REPLY_CHAN_S)
685 #define REPLY_CHAN_F REPLY_CHAN_V(1U)
687 #define NO_REPLY_S 15
688 #define NO_REPLY_V(x) ((x) << NO_REPLY_S)
689 #define NO_REPLY_F NO_REPLY_V(1U)
691 struct cpl_set_tcb_field {
700 /* cpl_set_tcb_field.word_cookie fields */
702 #define TCB_WORD_V(x) ((x) << TCB_WORD_S)
704 #define TCB_COOKIE_S 5
705 #define TCB_COOKIE_M 0x7
706 #define TCB_COOKIE_V(x) ((x) << TCB_COOKIE_S)
707 #define TCB_COOKIE_G(x) (((x) >> TCB_COOKIE_S) & TCB_COOKIE_M)
709 struct cpl_set_tcb_rpl {
717 struct cpl_close_con_req {
723 struct cpl_close_con_rpl {
731 struct cpl_close_listsvr_req {
738 /* additional cpl_close_listsvr_req.reply_ctrl field */
739 #define LISTSVR_IPV6_S 14
740 #define LISTSVR_IPV6_V(x) ((x) << LISTSVR_IPV6_S)
741 #define LISTSVR_IPV6_F LISTSVR_IPV6_V(1U)
743 struct cpl_close_listsvr_rpl {
749 struct cpl_abort_req_rss {
755 struct cpl_abort_req_rss6 {
761 #define ABORT_RSS_STATUS_S 0
762 #define ABORT_RSS_STATUS_M 0xff
763 #define ABORT_RSS_STATUS_V(x) ((x) << ABORT_RSS_STATUS_S)
764 #define ABORT_RSS_STATUS_G(x) (((x) >> ABORT_RSS_STATUS_S) & ABORT_RSS_STATUS_M)
766 #define ABORT_RSS_SRQIDX_S 8
767 #define ABORT_RSS_SRQIDX_M 0xffffff
768 #define ABORT_RSS_SRQIDX_V(x) ((x) << ABORT_RSS_SRQIDX_S)
769 #define ABORT_RSS_SRQIDX_G(x) (((x) >> ABORT_RSS_SRQIDX_S) & ABORT_RSS_SRQIDX_M)
771 struct cpl_abort_req {
780 struct cpl_abort_rpl_rss {
786 struct cpl_abort_rpl_rss6 {
791 struct cpl_abort_rpl {
800 struct cpl_peer_close {
805 struct cpl_tid_release {
811 struct cpl_tx_pkt_core {
820 struct cpl_tx_pkt_core c;
823 #define cpl_tx_pkt_xt cpl_tx_pkt
825 /* cpl_tx_pkt_core.ctrl0 fields */
827 #define TXPKT_VF_V(x) ((x) << TXPKT_VF_S)
830 #define TXPKT_PF_V(x) ((x) << TXPKT_PF_S)
832 #define TXPKT_VF_VLD_S 11
833 #define TXPKT_VF_VLD_V(x) ((x) << TXPKT_VF_VLD_S)
834 #define TXPKT_VF_VLD_F TXPKT_VF_VLD_V(1U)
836 #define TXPKT_OVLAN_IDX_S 12
837 #define TXPKT_OVLAN_IDX_V(x) ((x) << TXPKT_OVLAN_IDX_S)
839 #define TXPKT_T5_OVLAN_IDX_S 12
840 #define TXPKT_T5_OVLAN_IDX_V(x) ((x) << TXPKT_T5_OVLAN_IDX_S)
842 #define TXPKT_INTF_S 16
843 #define TXPKT_INTF_V(x) ((x) << TXPKT_INTF_S)
845 #define TXPKT_INS_OVLAN_S 21
846 #define TXPKT_INS_OVLAN_V(x) ((x) << TXPKT_INS_OVLAN_S)
847 #define TXPKT_INS_OVLAN_F TXPKT_INS_OVLAN_V(1U)
849 #define TXPKT_TSTAMP_S 23
850 #define TXPKT_TSTAMP_V(x) ((x) << TXPKT_TSTAMP_S)
851 #define TXPKT_TSTAMP_F TXPKT_TSTAMP_V(1ULL)
853 #define TXPKT_OPCODE_S 24
854 #define TXPKT_OPCODE_V(x) ((x) << TXPKT_OPCODE_S)
856 /* cpl_tx_pkt_core.ctrl1 fields */
857 #define TXPKT_CSUM_END_S 12
858 #define TXPKT_CSUM_END_V(x) ((x) << TXPKT_CSUM_END_S)
860 #define TXPKT_CSUM_START_S 20
861 #define TXPKT_CSUM_START_V(x) ((x) << TXPKT_CSUM_START_S)
863 #define TXPKT_IPHDR_LEN_S 20
864 #define TXPKT_IPHDR_LEN_V(x) ((__u64)(x) << TXPKT_IPHDR_LEN_S)
866 #define TXPKT_CSUM_LOC_S 30
867 #define TXPKT_CSUM_LOC_V(x) ((__u64)(x) << TXPKT_CSUM_LOC_S)
869 #define TXPKT_ETHHDR_LEN_S 34
870 #define TXPKT_ETHHDR_LEN_V(x) ((__u64)(x) << TXPKT_ETHHDR_LEN_S)
872 #define T6_TXPKT_ETHHDR_LEN_S 32
873 #define T6_TXPKT_ETHHDR_LEN_V(x) ((__u64)(x) << T6_TXPKT_ETHHDR_LEN_S)
875 #define TXPKT_CSUM_TYPE_S 40
876 #define TXPKT_CSUM_TYPE_V(x) ((__u64)(x) << TXPKT_CSUM_TYPE_S)
878 #define TXPKT_VLAN_S 44
879 #define TXPKT_VLAN_V(x) ((__u64)(x) << TXPKT_VLAN_S)
881 #define TXPKT_VLAN_VLD_S 60
882 #define TXPKT_VLAN_VLD_V(x) ((__u64)(x) << TXPKT_VLAN_VLD_S)
883 #define TXPKT_VLAN_VLD_F TXPKT_VLAN_VLD_V(1ULL)
885 #define TXPKT_IPCSUM_DIS_S 62
886 #define TXPKT_IPCSUM_DIS_V(x) ((__u64)(x) << TXPKT_IPCSUM_DIS_S)
887 #define TXPKT_IPCSUM_DIS_F TXPKT_IPCSUM_DIS_V(1ULL)
889 #define TXPKT_L4CSUM_DIS_S 63
890 #define TXPKT_L4CSUM_DIS_V(x) ((__u64)(x) << TXPKT_L4CSUM_DIS_S)
891 #define TXPKT_L4CSUM_DIS_F TXPKT_L4CSUM_DIS_V(1ULL)
893 struct cpl_tx_pkt_lso_core {
899 /* encapsulated CPL (TX_PKT, TX_PKT_XT or TX_DATA) follows here */
902 /* cpl_tx_pkt_lso_core.lso_ctrl fields */
903 #define LSO_TCPHDR_LEN_S 0
904 #define LSO_TCPHDR_LEN_V(x) ((x) << LSO_TCPHDR_LEN_S)
906 #define LSO_IPHDR_LEN_S 4
907 #define LSO_IPHDR_LEN_V(x) ((x) << LSO_IPHDR_LEN_S)
909 #define LSO_ETHHDR_LEN_S 16
910 #define LSO_ETHHDR_LEN_V(x) ((x) << LSO_ETHHDR_LEN_S)
912 #define LSO_IPV6_S 20
913 #define LSO_IPV6_V(x) ((x) << LSO_IPV6_S)
914 #define LSO_IPV6_F LSO_IPV6_V(1U)
916 #define LSO_LAST_SLICE_S 22
917 #define LSO_LAST_SLICE_V(x) ((x) << LSO_LAST_SLICE_S)
918 #define LSO_LAST_SLICE_F LSO_LAST_SLICE_V(1U)
920 #define LSO_FIRST_SLICE_S 23
921 #define LSO_FIRST_SLICE_V(x) ((x) << LSO_FIRST_SLICE_S)
922 #define LSO_FIRST_SLICE_F LSO_FIRST_SLICE_V(1U)
924 #define LSO_OPCODE_S 24
925 #define LSO_OPCODE_V(x) ((x) << LSO_OPCODE_S)
927 #define LSO_T5_XFER_SIZE_S 0
928 #define LSO_T5_XFER_SIZE_V(x) ((x) << LSO_T5_XFER_SIZE_S)
930 struct cpl_tx_pkt_lso {
932 struct cpl_tx_pkt_lso_core c;
933 /* encapsulated CPL (TX_PKT, TX_PKT_XT or TX_DATA) follows here */
936 struct cpl_iscsi_hdr {
946 /* cpl_iscsi_hdr.pdu_len_ddp fields */
947 #define ISCSI_PDU_LEN_S 0
948 #define ISCSI_PDU_LEN_M 0x7FFF
949 #define ISCSI_PDU_LEN_V(x) ((x) << ISCSI_PDU_LEN_S)
950 #define ISCSI_PDU_LEN_G(x) (((x) >> ISCSI_PDU_LEN_S) & ISCSI_PDU_LEN_M)
952 #define ISCSI_DDP_S 15
953 #define ISCSI_DDP_V(x) ((x) << ISCSI_DDP_S)
954 #define ISCSI_DDP_F ISCSI_DDP_V(1U)
956 struct cpl_rx_data_ddp {
969 #define cpl_rx_iscsi_ddp cpl_rx_data_ddp
971 struct cpl_iscsi_data {
981 struct cpl_rx_iscsi_cmp {
993 struct cpl_tx_data_iso {
1000 __be32 reserved2_seglen_offset;
1001 __be32 datasn_offset;
1002 __be32 buffer_offset;
1005 /* encapsulated CPL_TX_DATA follows here */
1008 /* cpl_tx_data_iso.op_to_scsi fields */
1009 #define CPL_TX_DATA_ISO_OP_S 24
1010 #define CPL_TX_DATA_ISO_OP_M 0xff
1011 #define CPL_TX_DATA_ISO_OP_V(x) ((x) << CPL_TX_DATA_ISO_OP_S)
1012 #define CPL_TX_DATA_ISO_OP_G(x) \
1013 (((x) >> CPL_TX_DATA_ISO_OP_S) & CPL_TX_DATA_ISO_OP_M)
1015 #define CPL_TX_DATA_ISO_FIRST_S 23
1016 #define CPL_TX_DATA_ISO_FIRST_M 0x1
1017 #define CPL_TX_DATA_ISO_FIRST_V(x) ((x) << CPL_TX_DATA_ISO_FIRST_S)
1018 #define CPL_TX_DATA_ISO_FIRST_G(x) \
1019 (((x) >> CPL_TX_DATA_ISO_FIRST_S) & CPL_TX_DATA_ISO_FIRST_M)
1020 #define CPL_TX_DATA_ISO_FIRST_F CPL_TX_DATA_ISO_FIRST_V(1U)
1022 #define CPL_TX_DATA_ISO_LAST_S 22
1023 #define CPL_TX_DATA_ISO_LAST_M 0x1
1024 #define CPL_TX_DATA_ISO_LAST_V(x) ((x) << CPL_TX_DATA_ISO_LAST_S)
1025 #define CPL_TX_DATA_ISO_LAST_G(x) \
1026 (((x) >> CPL_TX_DATA_ISO_LAST_S) & CPL_TX_DATA_ISO_LAST_M)
1027 #define CPL_TX_DATA_ISO_LAST_F CPL_TX_DATA_ISO_LAST_V(1U)
1029 #define CPL_TX_DATA_ISO_CPLHDRLEN_S 21
1030 #define CPL_TX_DATA_ISO_CPLHDRLEN_M 0x1
1031 #define CPL_TX_DATA_ISO_CPLHDRLEN_V(x) ((x) << CPL_TX_DATA_ISO_CPLHDRLEN_S)
1032 #define CPL_TX_DATA_ISO_CPLHDRLEN_G(x) \
1033 (((x) >> CPL_TX_DATA_ISO_CPLHDRLEN_S) & CPL_TX_DATA_ISO_CPLHDRLEN_M)
1034 #define CPL_TX_DATA_ISO_CPLHDRLEN_F CPL_TX_DATA_ISO_CPLHDRLEN_V(1U)
1036 #define CPL_TX_DATA_ISO_HDRCRC_S 20
1037 #define CPL_TX_DATA_ISO_HDRCRC_M 0x1
1038 #define CPL_TX_DATA_ISO_HDRCRC_V(x) ((x) << CPL_TX_DATA_ISO_HDRCRC_S)
1039 #define CPL_TX_DATA_ISO_HDRCRC_G(x) \
1040 (((x) >> CPL_TX_DATA_ISO_HDRCRC_S) & CPL_TX_DATA_ISO_HDRCRC_M)
1041 #define CPL_TX_DATA_ISO_HDRCRC_F CPL_TX_DATA_ISO_HDRCRC_V(1U)
1043 #define CPL_TX_DATA_ISO_PLDCRC_S 19
1044 #define CPL_TX_DATA_ISO_PLDCRC_M 0x1
1045 #define CPL_TX_DATA_ISO_PLDCRC_V(x) ((x) << CPL_TX_DATA_ISO_PLDCRC_S)
1046 #define CPL_TX_DATA_ISO_PLDCRC_G(x) \
1047 (((x) >> CPL_TX_DATA_ISO_PLDCRC_S) & CPL_TX_DATA_ISO_PLDCRC_M)
1048 #define CPL_TX_DATA_ISO_PLDCRC_F CPL_TX_DATA_ISO_PLDCRC_V(1U)
1050 #define CPL_TX_DATA_ISO_IMMEDIATE_S 18
1051 #define CPL_TX_DATA_ISO_IMMEDIATE_M 0x1
1052 #define CPL_TX_DATA_ISO_IMMEDIATE_V(x) ((x) << CPL_TX_DATA_ISO_IMMEDIATE_S)
1053 #define CPL_TX_DATA_ISO_IMMEDIATE_G(x) \
1054 (((x) >> CPL_TX_DATA_ISO_IMMEDIATE_S) & CPL_TX_DATA_ISO_IMMEDIATE_M)
1055 #define CPL_TX_DATA_ISO_IMMEDIATE_F CPL_TX_DATA_ISO_IMMEDIATE_V(1U)
1057 #define CPL_TX_DATA_ISO_SCSI_S 16
1058 #define CPL_TX_DATA_ISO_SCSI_M 0x3
1059 #define CPL_TX_DATA_ISO_SCSI_V(x) ((x) << CPL_TX_DATA_ISO_SCSI_S)
1060 #define CPL_TX_DATA_ISO_SCSI_G(x) \
1061 (((x) >> CPL_TX_DATA_ISO_SCSI_S) & CPL_TX_DATA_ISO_SCSI_M)
1063 /* cpl_tx_data_iso.reserved2_seglen_offset fields */
1064 #define CPL_TX_DATA_ISO_SEGLEN_OFFSET_S 0
1065 #define CPL_TX_DATA_ISO_SEGLEN_OFFSET_M 0xffffff
1066 #define CPL_TX_DATA_ISO_SEGLEN_OFFSET_V(x) \
1067 ((x) << CPL_TX_DATA_ISO_SEGLEN_OFFSET_S)
1068 #define CPL_TX_DATA_ISO_SEGLEN_OFFSET_G(x) \
1069 (((x) >> CPL_TX_DATA_ISO_SEGLEN_OFFSET_S) & \
1070 CPL_TX_DATA_ISO_SEGLEN_OFFSET_M)
1072 struct cpl_rx_data {
1073 union opcode_tid ot;
1078 #if defined(__LITTLE_ENDIAN_BITFIELD)
1094 struct cpl_rx_data_ack {
1096 union opcode_tid ot;
1100 /* cpl_rx_data_ack.ack_seq fields */
1101 #define RX_CREDITS_S 0
1102 #define RX_CREDITS_V(x) ((x) << RX_CREDITS_S)
1104 #define RX_FORCE_ACK_S 28
1105 #define RX_FORCE_ACK_V(x) ((x) << RX_FORCE_ACK_S)
1106 #define RX_FORCE_ACK_F RX_FORCE_ACK_V(1U)
1108 #define RX_DACK_MODE_S 29
1109 #define RX_DACK_MODE_M 0x3
1110 #define RX_DACK_MODE_V(x) ((x) << RX_DACK_MODE_S)
1111 #define RX_DACK_MODE_G(x) (((x) >> RX_DACK_MODE_S) & RX_DACK_MODE_M)
1113 #define RX_DACK_CHANGE_S 31
1114 #define RX_DACK_CHANGE_V(x) ((x) << RX_DACK_CHANGE_S)
1115 #define RX_DACK_CHANGE_F RX_DACK_CHANGE_V(1U)
1118 struct rss_header rsshdr;
1120 #if defined(__LITTLE_ENDIAN_BITFIELD)
1141 #define RX_T6_ETHHDR_LEN_M 0xFF
1142 #define RX_T6_ETHHDR_LEN_G(x) (((x) >> RX_ETHHDR_LEN_S) & RX_T6_ETHHDR_LEN_M)
1144 #define RXF_PSH_S 20
1145 #define RXF_PSH_V(x) ((x) << RXF_PSH_S)
1146 #define RXF_PSH_F RXF_PSH_V(1U)
1148 #define RXF_SYN_S 21
1149 #define RXF_SYN_V(x) ((x) << RXF_SYN_S)
1150 #define RXF_SYN_F RXF_SYN_V(1U)
1152 #define RXF_UDP_S 22
1153 #define RXF_UDP_V(x) ((x) << RXF_UDP_S)
1154 #define RXF_UDP_F RXF_UDP_V(1U)
1156 #define RXF_TCP_S 23
1157 #define RXF_TCP_V(x) ((x) << RXF_TCP_S)
1158 #define RXF_TCP_F RXF_TCP_V(1U)
1161 #define RXF_IP_V(x) ((x) << RXF_IP_S)
1162 #define RXF_IP_F RXF_IP_V(1U)
1164 #define RXF_IP6_S 25
1165 #define RXF_IP6_V(x) ((x) << RXF_IP6_S)
1166 #define RXF_IP6_F RXF_IP6_V(1U)
1168 #define RXF_SYN_COOKIE_S 26
1169 #define RXF_SYN_COOKIE_V(x) ((x) << RXF_SYN_COOKIE_S)
1170 #define RXF_SYN_COOKIE_F RXF_SYN_COOKIE_V(1U)
1172 #define RXF_FCOE_S 26
1173 #define RXF_FCOE_V(x) ((x) << RXF_FCOE_S)
1174 #define RXF_FCOE_F RXF_FCOE_V(1U)
1176 #define RXF_LRO_S 27
1177 #define RXF_LRO_V(x) ((x) << RXF_LRO_S)
1178 #define RXF_LRO_F RXF_LRO_V(1U)
1180 /* rx_pkt.l2info fields */
1181 #define RX_ETHHDR_LEN_S 0
1182 #define RX_ETHHDR_LEN_M 0x1F
1183 #define RX_ETHHDR_LEN_V(x) ((x) << RX_ETHHDR_LEN_S)
1184 #define RX_ETHHDR_LEN_G(x) (((x) >> RX_ETHHDR_LEN_S) & RX_ETHHDR_LEN_M)
1186 #define RX_T5_ETHHDR_LEN_S 0
1187 #define RX_T5_ETHHDR_LEN_M 0x3F
1188 #define RX_T5_ETHHDR_LEN_V(x) ((x) << RX_T5_ETHHDR_LEN_S)
1189 #define RX_T5_ETHHDR_LEN_G(x) (((x) >> RX_T5_ETHHDR_LEN_S) & RX_T5_ETHHDR_LEN_M)
1191 #define RX_MACIDX_S 8
1192 #define RX_MACIDX_M 0x1FF
1193 #define RX_MACIDX_V(x) ((x) << RX_MACIDX_S)
1194 #define RX_MACIDX_G(x) (((x) >> RX_MACIDX_S) & RX_MACIDX_M)
1196 #define RXF_SYN_S 21
1197 #define RXF_SYN_V(x) ((x) << RXF_SYN_S)
1198 #define RXF_SYN_F RXF_SYN_V(1U)
1200 #define RX_CHAN_S 28
1201 #define RX_CHAN_M 0xF
1202 #define RX_CHAN_V(x) ((x) << RX_CHAN_S)
1203 #define RX_CHAN_G(x) (((x) >> RX_CHAN_S) & RX_CHAN_M)
1205 /* rx_pkt.hdr_len fields */
1206 #define RX_TCPHDR_LEN_S 0
1207 #define RX_TCPHDR_LEN_M 0x3F
1208 #define RX_TCPHDR_LEN_V(x) ((x) << RX_TCPHDR_LEN_S)
1209 #define RX_TCPHDR_LEN_G(x) (((x) >> RX_TCPHDR_LEN_S) & RX_TCPHDR_LEN_M)
1211 #define RX_IPHDR_LEN_S 6
1212 #define RX_IPHDR_LEN_M 0x3FF
1213 #define RX_IPHDR_LEN_V(x) ((x) << RX_IPHDR_LEN_S)
1214 #define RX_IPHDR_LEN_G(x) (((x) >> RX_IPHDR_LEN_S) & RX_IPHDR_LEN_M)
1216 /* rx_pkt.err_vec fields */
1217 #define RXERR_CSUM_S 13
1218 #define RXERR_CSUM_V(x) ((x) << RXERR_CSUM_S)
1219 #define RXERR_CSUM_F RXERR_CSUM_V(1U)
1221 #define T6_COMPR_RXERR_LEN_S 1
1222 #define T6_COMPR_RXERR_LEN_V(x) ((x) << T6_COMPR_RXERR_LEN_S)
1223 #define T6_COMPR_RXERR_LEN_F T6_COMPR_RXERR_LEN_V(1U)
1225 #define T6_COMPR_RXERR_VEC_S 0
1226 #define T6_COMPR_RXERR_VEC_M 0x3F
1227 #define T6_COMPR_RXERR_VEC_V(x) ((x) << T6_COMPR_RXERR_LEN_S)
1228 #define T6_COMPR_RXERR_VEC_G(x) \
1229 (((x) >> T6_COMPR_RXERR_VEC_S) & T6_COMPR_RXERR_VEC_M)
1231 /* Logical OR of RX_ERROR_CSUM, RX_ERROR_CSIP */
1232 #define T6_COMPR_RXERR_SUM_S 4
1233 #define T6_COMPR_RXERR_SUM_V(x) ((x) << T6_COMPR_RXERR_SUM_S)
1234 #define T6_COMPR_RXERR_SUM_F T6_COMPR_RXERR_SUM_V(1U)
1236 #define T6_RX_TNLHDR_LEN_S 8
1237 #define T6_RX_TNLHDR_LEN_M 0xFF
1238 #define T6_RX_TNLHDR_LEN_V(x) ((x) << T6_RX_TNLHDR_LEN_S)
1239 #define T6_RX_TNLHDR_LEN_G(x) (((x) >> T6_RX_TNLHDR_LEN_S) & T6_RX_TNLHDR_LEN_M)
1241 struct cpl_trace_pkt {
1244 #if defined(__LITTLE_ENDIAN_BITFIELD)
1262 struct cpl_t5_trace_pkt {
1265 #if defined(__LITTLE_ENDIAN_BITFIELD)
1284 struct cpl_l2t_write_req {
1286 union opcode_tid ot;
1293 /* cpl_l2t_write_req.params fields */
1294 #define L2T_W_INFO_S 2
1295 #define L2T_W_INFO_V(x) ((x) << L2T_W_INFO_S)
1297 #define L2T_W_PORT_S 8
1298 #define L2T_W_PORT_V(x) ((x) << L2T_W_PORT_S)
1300 #define L2T_W_NOREPLY_S 15
1301 #define L2T_W_NOREPLY_V(x) ((x) << L2T_W_NOREPLY_S)
1302 #define L2T_W_NOREPLY_F L2T_W_NOREPLY_V(1U)
1304 #define CPL_L2T_VLAN_NONE 0xfff
1306 struct cpl_l2t_write_rpl {
1307 union opcode_tid ot;
1312 struct cpl_smt_write_req {
1314 union opcode_tid ot;
1322 struct cpl_t6_smt_write_req {
1324 union opcode_tid ot;
1333 struct cpl_smt_write_rpl {
1334 union opcode_tid ot;
1339 /* cpl_smt_{read,write}_req.params fields */
1340 #define SMTW_OVLAN_IDX_S 16
1341 #define SMTW_OVLAN_IDX_V(x) ((x) << SMTW_OVLAN_IDX_S)
1343 #define SMTW_IDX_S 20
1344 #define SMTW_IDX_V(x) ((x) << SMTW_IDX_S)
1346 #define SMTW_NORPL_S 31
1347 #define SMTW_NORPL_V(x) ((x) << SMTW_NORPL_S)
1348 #define SMTW_NORPL_F SMTW_NORPL_V(1U)
1350 struct cpl_rdma_terminate {
1351 union opcode_tid ot;
1356 struct cpl_sge_egr_update {
1362 /* cpl_sge_egr_update.ot fields */
1364 #define EGR_QID_M 0x1FFFF
1365 #define EGR_QID_G(x) (((x) >> EGR_QID_S) & EGR_QID_M)
1367 /* cpl_fw*.type values */
1369 FW_TYPE_CMD_RPL = 0,
1372 FW_TYPE_OFLD_CONNECTION_WR_RPL = 3,
1376 struct cpl_fw4_pld {
1386 struct cpl_fw6_pld {
1393 struct cpl_fw4_msg {
1401 struct cpl_fw4_ack {
1402 union opcode_tid ot;
1412 CPL_FW4_ACK_FLAGS_SEQVAL = 0x1, /* seqn valid */
1413 CPL_FW4_ACK_FLAGS_CH = 0x2, /* channel change complete */
1414 CPL_FW4_ACK_FLAGS_FLOWC = 0x4, /* fw_flowc_wr complete */
1417 struct cpl_fw6_msg {
1425 /* cpl_fw6_msg.type values */
1427 FW6_TYPE_CMD_RPL = 0,
1428 FW6_TYPE_WR_RPL = 1,
1430 FW6_TYPE_OFLD_CONNECTION_WR_RPL = 3,
1431 FW6_TYPE_RSSCPL = FW_TYPE_RSSCPL,
1434 struct cpl_fw6_msg_ofld_connection_wr_rpl {
1436 __be32 tid; /* or atid in case of active failure */
1442 struct cpl_tx_data {
1443 union opcode_tid ot;
1449 /* cpl_tx_data.flags field */
1450 #define TX_FORCE_S 13
1451 #define TX_FORCE_V(x) ((x) << TX_FORCE_S)
1453 #define T6_TX_FORCE_S 20
1454 #define T6_TX_FORCE_V(x) ((x) << T6_TX_FORCE_S)
1455 #define T6_TX_FORCE_F T6_TX_FORCE_V(1U)
1457 #define TX_SHOVE_S 14
1458 #define TX_SHOVE_V(x) ((x) << TX_SHOVE_S)
1460 #define TX_ULP_MODE_S 10
1461 #define TX_ULP_MODE_M 0x7
1462 #define TX_ULP_MODE_V(x) ((x) << TX_ULP_MODE_S)
1463 #define TX_ULP_MODE_G(x) (((x) >> TX_ULP_MODE_S) & TX_ULP_MODE_M)
1466 ULP_TX_MEM_READ = 2,
1467 ULP_TX_MEM_WRITE = 3,
1472 ULP_TX_SC_NOOP = 0x80,
1473 ULP_TX_SC_IMM = 0x81,
1474 ULP_TX_SC_DSGL = 0x82,
1475 ULP_TX_SC_ISGL = 0x83,
1476 ULP_TX_SC_MEMRD = 0x86
1479 #define ULPTX_CMD_S 24
1480 #define ULPTX_CMD_V(x) ((x) << ULPTX_CMD_S)
1482 #define ULPTX_LEN16_S 0
1483 #define ULPTX_LEN16_M 0xFF
1484 #define ULPTX_LEN16_V(x) ((x) << ULPTX_LEN16_S)
1486 #define ULP_TX_SC_MORE_S 23
1487 #define ULP_TX_SC_MORE_V(x) ((x) << ULP_TX_SC_MORE_S)
1488 #define ULP_TX_SC_MORE_F ULP_TX_SC_MORE_V(1U)
1490 struct ulptx_sge_pair {
1499 struct ulptx_sge_pair sge[0];
1502 struct ulptx_idata {
1512 #define ULPTX_CMD_S 24
1513 #define ULPTX_CMD_M 0xFF
1514 #define ULPTX_CMD_V(x) ((x) << ULPTX_CMD_S)
1516 #define ULPTX_NSGE_S 0
1517 #define ULPTX_NSGE_V(x) ((x) << ULPTX_NSGE_S)
1519 #define ULPTX_MORE_S 23
1520 #define ULPTX_MORE_V(x) ((x) << ULPTX_MORE_S)
1521 #define ULPTX_MORE_F ULPTX_MORE_V(1U)
1523 #define ULP_TXPKT_DEST_S 16
1524 #define ULP_TXPKT_DEST_M 0x3
1525 #define ULP_TXPKT_DEST_V(x) ((x) << ULP_TXPKT_DEST_S)
1527 #define ULP_TXPKT_FID_S 4
1528 #define ULP_TXPKT_FID_M 0x7ff
1529 #define ULP_TXPKT_FID_V(x) ((x) << ULP_TXPKT_FID_S)
1531 #define ULP_TXPKT_RO_S 3
1532 #define ULP_TXPKT_RO_V(x) ((x) << ULP_TXPKT_RO_S)
1533 #define ULP_TXPKT_RO_F ULP_TXPKT_RO_V(1U)
1535 enum cpl_tx_tnl_lso_type {
1542 struct cpl_tx_tnl_lso {
1543 __be32 op_to_IpIdSplitOut;
1544 __be16 IpIdOffsetOut;
1545 __be16 UdpLenSetOut_to_TnlHdrLen;
1547 __be32 Flow_to_TcpHdrLen;
1549 __be16 IpIdSplit_to_Mss;
1550 __be32 TCPSeqOffset;
1551 __be32 EthLenOffset_Size;
1552 /* encapsulated CPL (TX_PKT_XT) follows here */
1555 #define CPL_TX_TNL_LSO_OPCODE_S 24
1556 #define CPL_TX_TNL_LSO_OPCODE_M 0xff
1557 #define CPL_TX_TNL_LSO_OPCODE_V(x) ((x) << CPL_TX_TNL_LSO_OPCODE_S)
1558 #define CPL_TX_TNL_LSO_OPCODE_G(x) \
1559 (((x) >> CPL_TX_TNL_LSO_OPCODE_S) & CPL_TX_TNL_LSO_OPCODE_M)
1561 #define CPL_TX_TNL_LSO_FIRST_S 23
1562 #define CPL_TX_TNL_LSO_FIRST_M 0x1
1563 #define CPL_TX_TNL_LSO_FIRST_V(x) ((x) << CPL_TX_TNL_LSO_FIRST_S)
1564 #define CPL_TX_TNL_LSO_FIRST_G(x) \
1565 (((x) >> CPL_TX_TNL_LSO_FIRST_S) & CPL_TX_TNL_LSO_FIRST_M)
1566 #define CPL_TX_TNL_LSO_FIRST_F CPL_TX_TNL_LSO_FIRST_V(1U)
1568 #define CPL_TX_TNL_LSO_LAST_S 22
1569 #define CPL_TX_TNL_LSO_LAST_M 0x1
1570 #define CPL_TX_TNL_LSO_LAST_V(x) ((x) << CPL_TX_TNL_LSO_LAST_S)
1571 #define CPL_TX_TNL_LSO_LAST_G(x) \
1572 (((x) >> CPL_TX_TNL_LSO_LAST_S) & CPL_TX_TNL_LSO_LAST_M)
1573 #define CPL_TX_TNL_LSO_LAST_F CPL_TX_TNL_LSO_LAST_V(1U)
1575 #define CPL_TX_TNL_LSO_ETHHDRLENXOUT_S 21
1576 #define CPL_TX_TNL_LSO_ETHHDRLENXOUT_M 0x1
1577 #define CPL_TX_TNL_LSO_ETHHDRLENXOUT_V(x) \
1578 ((x) << CPL_TX_TNL_LSO_ETHHDRLENXOUT_S)
1579 #define CPL_TX_TNL_LSO_ETHHDRLENXOUT_G(x) \
1580 (((x) >> CPL_TX_TNL_LSO_ETHHDRLENXOUT_S) & \
1581 CPL_TX_TNL_LSO_ETHHDRLENXOUT_M)
1582 #define CPL_TX_TNL_LSO_ETHHDRLENXOUT_F CPL_TX_TNL_LSO_ETHHDRLENXOUT_V(1U)
1584 #define CPL_TX_TNL_LSO_IPV6OUT_S 20
1585 #define CPL_TX_TNL_LSO_IPV6OUT_M 0x1
1586 #define CPL_TX_TNL_LSO_IPV6OUT_V(x) ((x) << CPL_TX_TNL_LSO_IPV6OUT_S)
1587 #define CPL_TX_TNL_LSO_IPV6OUT_G(x) \
1588 (((x) >> CPL_TX_TNL_LSO_IPV6OUT_S) & CPL_TX_TNL_LSO_IPV6OUT_M)
1589 #define CPL_TX_TNL_LSO_IPV6OUT_F CPL_TX_TNL_LSO_IPV6OUT_V(1U)
1591 #define CPL_TX_TNL_LSO_ETHHDRLEN_S 16
1592 #define CPL_TX_TNL_LSO_ETHHDRLEN_M 0xf
1593 #define CPL_TX_TNL_LSO_ETHHDRLEN_V(x) ((x) << CPL_TX_TNL_LSO_ETHHDRLEN_S)
1594 #define CPL_TX_TNL_LSO_ETHHDRLEN_G(x) \
1595 (((x) >> CPL_TX_TNL_LSO_ETHHDRLEN_S) & CPL_TX_TNL_LSO_ETHHDRLEN_M)
1597 #define CPL_TX_TNL_LSO_IPHDRLEN_S 4
1598 #define CPL_TX_TNL_LSO_IPHDRLEN_M 0xfff
1599 #define CPL_TX_TNL_LSO_IPHDRLEN_V(x) ((x) << CPL_TX_TNL_LSO_IPHDRLEN_S)
1600 #define CPL_TX_TNL_LSO_IPHDRLEN_G(x) \
1601 (((x) >> CPL_TX_TNL_LSO_IPHDRLEN_S) & CPL_TX_TNL_LSO_IPHDRLEN_M)
1603 #define CPL_TX_TNL_LSO_TCPHDRLEN_S 0
1604 #define CPL_TX_TNL_LSO_TCPHDRLEN_M 0xf
1605 #define CPL_TX_TNL_LSO_TCPHDRLEN_V(x) ((x) << CPL_TX_TNL_LSO_TCPHDRLEN_S)
1606 #define CPL_TX_TNL_LSO_TCPHDRLEN_G(x) \
1607 (((x) >> CPL_TX_TNL_LSO_TCPHDRLEN_S) & CPL_TX_TNL_LSO_TCPHDRLEN_M)
1609 #define CPL_TX_TNL_LSO_MSS_S 0
1610 #define CPL_TX_TNL_LSO_MSS_M 0x3fff
1611 #define CPL_TX_TNL_LSO_MSS_V(x) ((x) << CPL_TX_TNL_LSO_MSS_S)
1612 #define CPL_TX_TNL_LSO_MSS_G(x) \
1613 (((x) >> CPL_TX_TNL_LSO_MSS_S) & CPL_TX_TNL_LSO_MSS_M)
1615 #define CPL_TX_TNL_LSO_SIZE_S 0
1616 #define CPL_TX_TNL_LSO_SIZE_M 0xfffffff
1617 #define CPL_TX_TNL_LSO_SIZE_V(x) ((x) << CPL_TX_TNL_LSO_SIZE_S)
1618 #define CPL_TX_TNL_LSO_SIZE_G(x) \
1619 (((x) >> CPL_TX_TNL_LSO_SIZE_S) & CPL_TX_TNL_LSO_SIZE_M)
1621 #define CPL_TX_TNL_LSO_ETHHDRLENOUT_S 16
1622 #define CPL_TX_TNL_LSO_ETHHDRLENOUT_M 0xf
1623 #define CPL_TX_TNL_LSO_ETHHDRLENOUT_V(x) \
1624 ((x) << CPL_TX_TNL_LSO_ETHHDRLENOUT_S)
1625 #define CPL_TX_TNL_LSO_ETHHDRLENOUT_G(x) \
1626 (((x) >> CPL_TX_TNL_LSO_ETHHDRLENOUT_S) & CPL_TX_TNL_LSO_ETHHDRLENOUT_M)
1628 #define CPL_TX_TNL_LSO_IPHDRLENOUT_S 4
1629 #define CPL_TX_TNL_LSO_IPHDRLENOUT_M 0xfff
1630 #define CPL_TX_TNL_LSO_IPHDRLENOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPHDRLENOUT_S)
1631 #define CPL_TX_TNL_LSO_IPHDRLENOUT_G(x) \
1632 (((x) >> CPL_TX_TNL_LSO_IPHDRLENOUT_S) & CPL_TX_TNL_LSO_IPHDRLENOUT_M)
1634 #define CPL_TX_TNL_LSO_IPHDRCHKOUT_S 3
1635 #define CPL_TX_TNL_LSO_IPHDRCHKOUT_M 0x1
1636 #define CPL_TX_TNL_LSO_IPHDRCHKOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPHDRCHKOUT_S)
1637 #define CPL_TX_TNL_LSO_IPHDRCHKOUT_G(x) \
1638 (((x) >> CPL_TX_TNL_LSO_IPHDRCHKOUT_S) & CPL_TX_TNL_LSO_IPHDRCHKOUT_M)
1639 #define CPL_TX_TNL_LSO_IPHDRCHKOUT_F CPL_TX_TNL_LSO_IPHDRCHKOUT_V(1U)
1641 #define CPL_TX_TNL_LSO_IPLENSETOUT_S 2
1642 #define CPL_TX_TNL_LSO_IPLENSETOUT_M 0x1
1643 #define CPL_TX_TNL_LSO_IPLENSETOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPLENSETOUT_S)
1644 #define CPL_TX_TNL_LSO_IPLENSETOUT_G(x) \
1645 (((x) >> CPL_TX_TNL_LSO_IPLENSETOUT_S) & CPL_TX_TNL_LSO_IPLENSETOUT_M)
1646 #define CPL_TX_TNL_LSO_IPLENSETOUT_F CPL_TX_TNL_LSO_IPLENSETOUT_V(1U)
1648 #define CPL_TX_TNL_LSO_IPIDINCOUT_S 1
1649 #define CPL_TX_TNL_LSO_IPIDINCOUT_M 0x1
1650 #define CPL_TX_TNL_LSO_IPIDINCOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPIDINCOUT_S)
1651 #define CPL_TX_TNL_LSO_IPIDINCOUT_G(x) \
1652 (((x) >> CPL_TX_TNL_LSO_IPIDINCOUT_S) & CPL_TX_TNL_LSO_IPIDINCOUT_M)
1653 #define CPL_TX_TNL_LSO_IPIDINCOUT_F CPL_TX_TNL_LSO_IPIDINCOUT_V(1U)
1655 #define CPL_TX_TNL_LSO_UDPCHKCLROUT_S 14
1656 #define CPL_TX_TNL_LSO_UDPCHKCLROUT_M 0x1
1657 #define CPL_TX_TNL_LSO_UDPCHKCLROUT_V(x) \
1658 ((x) << CPL_TX_TNL_LSO_UDPCHKCLROUT_S)
1659 #define CPL_TX_TNL_LSO_UDPCHKCLROUT_G(x) \
1660 (((x) >> CPL_TX_TNL_LSO_UDPCHKCLROUT_S) & \
1661 CPL_TX_TNL_LSO_UDPCHKCLROUT_M)
1662 #define CPL_TX_TNL_LSO_UDPCHKCLROUT_F CPL_TX_TNL_LSO_UDPCHKCLROUT_V(1U)
1664 #define CPL_TX_TNL_LSO_UDPLENSETOUT_S 15
1665 #define CPL_TX_TNL_LSO_UDPLENSETOUT_M 0x1
1666 #define CPL_TX_TNL_LSO_UDPLENSETOUT_V(x) \
1667 ((x) << CPL_TX_TNL_LSO_UDPLENSETOUT_S)
1668 #define CPL_TX_TNL_LSO_UDPLENSETOUT_G(x) \
1669 (((x) >> CPL_TX_TNL_LSO_UDPLENSETOUT_S) & \
1670 CPL_TX_TNL_LSO_UDPLENSETOUT_M)
1671 #define CPL_TX_TNL_LSO_UDPLENSETOUT_F CPL_TX_TNL_LSO_UDPLENSETOUT_V(1U)
1673 #define CPL_TX_TNL_LSO_TNLTYPE_S 12
1674 #define CPL_TX_TNL_LSO_TNLTYPE_M 0x3
1675 #define CPL_TX_TNL_LSO_TNLTYPE_V(x) ((x) << CPL_TX_TNL_LSO_TNLTYPE_S)
1676 #define CPL_TX_TNL_LSO_TNLTYPE_G(x) \
1677 (((x) >> CPL_TX_TNL_LSO_TNLTYPE_S) & CPL_TX_TNL_LSO_TNLTYPE_M)
1679 #define S_CPL_TX_TNL_LSO_ETHHDRLEN 16
1680 #define M_CPL_TX_TNL_LSO_ETHHDRLEN 0xf
1681 #define V_CPL_TX_TNL_LSO_ETHHDRLEN(x) ((x) << S_CPL_TX_TNL_LSO_ETHHDRLEN)
1682 #define G_CPL_TX_TNL_LSO_ETHHDRLEN(x) \
1683 (((x) >> S_CPL_TX_TNL_LSO_ETHHDRLEN) & M_CPL_TX_TNL_LSO_ETHHDRLEN)
1685 #define CPL_TX_TNL_LSO_TNLHDRLEN_S 0
1686 #define CPL_TX_TNL_LSO_TNLHDRLEN_M 0xfff
1687 #define CPL_TX_TNL_LSO_TNLHDRLEN_V(x) ((x) << CPL_TX_TNL_LSO_TNLHDRLEN_S)
1688 #define CPL_TX_TNL_LSO_TNLHDRLEN_G(x) \
1689 (((x) >> CPL_TX_TNL_LSO_TNLHDRLEN_S) & CPL_TX_TNL_LSO_TNLHDRLEN_M)
1691 #define CPL_TX_TNL_LSO_IPV6_S 20
1692 #define CPL_TX_TNL_LSO_IPV6_M 0x1
1693 #define CPL_TX_TNL_LSO_IPV6_V(x) ((x) << CPL_TX_TNL_LSO_IPV6_S)
1694 #define CPL_TX_TNL_LSO_IPV6_G(x) \
1695 (((x) >> CPL_TX_TNL_LSO_IPV6_S) & CPL_TX_TNL_LSO_IPV6_M)
1696 #define CPL_TX_TNL_LSO_IPV6_F CPL_TX_TNL_LSO_IPV6_V(1U)
1698 #define ULP_TX_SC_MORE_S 23
1699 #define ULP_TX_SC_MORE_V(x) ((x) << ULP_TX_SC_MORE_S)
1700 #define ULP_TX_SC_MORE_F ULP_TX_SC_MORE_V(1U)
1705 __be32 len16; /* command length */
1706 __be32 dlen; /* data length in 32-byte units */
1710 #define ULP_MEMIO_LOCK_S 31
1711 #define ULP_MEMIO_LOCK_V(x) ((x) << ULP_MEMIO_LOCK_S)
1712 #define ULP_MEMIO_LOCK_F ULP_MEMIO_LOCK_V(1U)
1714 /* additional ulp_mem_io.cmd fields */
1715 #define ULP_MEMIO_ORDER_S 23
1716 #define ULP_MEMIO_ORDER_V(x) ((x) << ULP_MEMIO_ORDER_S)
1717 #define ULP_MEMIO_ORDER_F ULP_MEMIO_ORDER_V(1U)
1719 #define T5_ULP_MEMIO_IMM_S 23
1720 #define T5_ULP_MEMIO_IMM_V(x) ((x) << T5_ULP_MEMIO_IMM_S)
1721 #define T5_ULP_MEMIO_IMM_F T5_ULP_MEMIO_IMM_V(1U)
1723 #define T5_ULP_MEMIO_ORDER_S 22
1724 #define T5_ULP_MEMIO_ORDER_V(x) ((x) << T5_ULP_MEMIO_ORDER_S)
1725 #define T5_ULP_MEMIO_ORDER_F T5_ULP_MEMIO_ORDER_V(1U)
1727 #define T5_ULP_MEMIO_FID_S 4
1728 #define T5_ULP_MEMIO_FID_M 0x7ff
1729 #define T5_ULP_MEMIO_FID_V(x) ((x) << T5_ULP_MEMIO_FID_S)
1731 /* ulp_mem_io.lock_addr fields */
1732 #define ULP_MEMIO_ADDR_S 0
1733 #define ULP_MEMIO_ADDR_V(x) ((x) << ULP_MEMIO_ADDR_S)
1735 /* ulp_mem_io.dlen fields */
1736 #define ULP_MEMIO_DATA_LEN_S 0
1737 #define ULP_MEMIO_DATA_LEN_V(x) ((x) << ULP_MEMIO_DATA_LEN_S)
1739 #define ULPTX_NSGE_S 0
1740 #define ULPTX_NSGE_M 0xFFFF
1741 #define ULPTX_NSGE_V(x) ((x) << ULPTX_NSGE_S)
1742 #define ULPTX_NSGE_G(x) (((x) >> ULPTX_NSGE_S) & ULPTX_NSGE_M)
1744 struct ulptx_sc_memrd {
1749 #define ULP_TXPKT_DATAMODIFY_S 23
1750 #define ULP_TXPKT_DATAMODIFY_M 0x1
1751 #define ULP_TXPKT_DATAMODIFY_V(x) ((x) << ULP_TXPKT_DATAMODIFY_S)
1752 #define ULP_TXPKT_DATAMODIFY_G(x) \
1753 (((x) >> ULP_TXPKT_DATAMODIFY_S) & ULP_TXPKT_DATAMODIFY__M)
1754 #define ULP_TXPKT_DATAMODIFY_F ULP_TXPKT_DATAMODIFY_V(1U)
1756 #define ULP_TXPKT_CHANNELID_S 22
1757 #define ULP_TXPKT_CHANNELID_M 0x1
1758 #define ULP_TXPKT_CHANNELID_V(x) ((x) << ULP_TXPKT_CHANNELID_S)
1759 #define ULP_TXPKT_CHANNELID_G(x) \
1760 (((x) >> ULP_TXPKT_CHANNELID_S) & ULP_TXPKT_CHANNELID_M)
1761 #define ULP_TXPKT_CHANNELID_F ULP_TXPKT_CHANNELID_V(1U)
1763 #define SCMD_SEQ_NO_CTRL_S 29
1764 #define SCMD_SEQ_NO_CTRL_M 0x3
1765 #define SCMD_SEQ_NO_CTRL_V(x) ((x) << SCMD_SEQ_NO_CTRL_S)
1766 #define SCMD_SEQ_NO_CTRL_G(x) \
1767 (((x) >> SCMD_SEQ_NO_CTRL_S) & SCMD_SEQ_NO_CTRL_M)
1769 /* StsFieldPrsnt- Status field at the end of the TLS PDU */
1770 #define SCMD_STATUS_PRESENT_S 28
1771 #define SCMD_STATUS_PRESENT_M 0x1
1772 #define SCMD_STATUS_PRESENT_V(x) ((x) << SCMD_STATUS_PRESENT_S)
1773 #define SCMD_STATUS_PRESENT_G(x) \
1774 (((x) >> SCMD_STATUS_PRESENT_S) & SCMD_STATUS_PRESENT_M)
1775 #define SCMD_STATUS_PRESENT_F SCMD_STATUS_PRESENT_V(1U)
1777 /* ProtoVersion - Protocol Version 0: 1.2, 1:1.1, 2:DTLS, 3:Generic,
1780 #define SCMD_PROTO_VERSION_S 24
1781 #define SCMD_PROTO_VERSION_M 0xf
1782 #define SCMD_PROTO_VERSION_V(x) ((x) << SCMD_PROTO_VERSION_S)
1783 #define SCMD_PROTO_VERSION_G(x) \
1784 (((x) >> SCMD_PROTO_VERSION_S) & SCMD_PROTO_VERSION_M)
1786 /* EncDecCtrl - Encryption/Decryption Control. 0: Encrypt, 1: Decrypt */
1787 #define SCMD_ENC_DEC_CTRL_S 23
1788 #define SCMD_ENC_DEC_CTRL_M 0x1
1789 #define SCMD_ENC_DEC_CTRL_V(x) ((x) << SCMD_ENC_DEC_CTRL_S)
1790 #define SCMD_ENC_DEC_CTRL_G(x) \
1791 (((x) >> SCMD_ENC_DEC_CTRL_S) & SCMD_ENC_DEC_CTRL_M)
1792 #define SCMD_ENC_DEC_CTRL_F SCMD_ENC_DEC_CTRL_V(1U)
1794 /* CipherAuthSeqCtrl - Cipher Authentication Sequence Control. */
1795 #define SCMD_CIPH_AUTH_SEQ_CTRL_S 22
1796 #define SCMD_CIPH_AUTH_SEQ_CTRL_M 0x1
1797 #define SCMD_CIPH_AUTH_SEQ_CTRL_V(x) \
1798 ((x) << SCMD_CIPH_AUTH_SEQ_CTRL_S)
1799 #define SCMD_CIPH_AUTH_SEQ_CTRL_G(x) \
1800 (((x) >> SCMD_CIPH_AUTH_SEQ_CTRL_S) & SCMD_CIPH_AUTH_SEQ_CTRL_M)
1801 #define SCMD_CIPH_AUTH_SEQ_CTRL_F SCMD_CIPH_AUTH_SEQ_CTRL_V(1U)
1803 /* CiphMode - Cipher Mode. 0: NOP, 1:AES-CBC, 2:AES-GCM, 3:AES-CTR,
1804 * 4:Generic-AES, 5-15: Reserved.
1806 #define SCMD_CIPH_MODE_S 18
1807 #define SCMD_CIPH_MODE_M 0xf
1808 #define SCMD_CIPH_MODE_V(x) ((x) << SCMD_CIPH_MODE_S)
1809 #define SCMD_CIPH_MODE_G(x) \
1810 (((x) >> SCMD_CIPH_MODE_S) & SCMD_CIPH_MODE_M)
1812 /* AuthMode - Auth Mode. 0: NOP, 1:SHA1, 2:SHA2-224, 3:SHA2-256
1815 #define SCMD_AUTH_MODE_S 14
1816 #define SCMD_AUTH_MODE_M 0xf
1817 #define SCMD_AUTH_MODE_V(x) ((x) << SCMD_AUTH_MODE_S)
1818 #define SCMD_AUTH_MODE_G(x) \
1819 (((x) >> SCMD_AUTH_MODE_S) & SCMD_AUTH_MODE_M)
1821 /* HmacCtrl - HMAC Control. 0:NOP, 1:No truncation, 2:Support HMAC Truncation
1822 * per RFC 4366, 3:IPSec 96 bits, 4-7:Reserved
1824 #define SCMD_HMAC_CTRL_S 11
1825 #define SCMD_HMAC_CTRL_M 0x7
1826 #define SCMD_HMAC_CTRL_V(x) ((x) << SCMD_HMAC_CTRL_S)
1827 #define SCMD_HMAC_CTRL_G(x) \
1828 (((x) >> SCMD_HMAC_CTRL_S) & SCMD_HMAC_CTRL_M)
1830 /* IvSize - IV size in units of 2 bytes */
1831 #define SCMD_IV_SIZE_S 7
1832 #define SCMD_IV_SIZE_M 0xf
1833 #define SCMD_IV_SIZE_V(x) ((x) << SCMD_IV_SIZE_S)
1834 #define SCMD_IV_SIZE_G(x) \
1835 (((x) >> SCMD_IV_SIZE_S) & SCMD_IV_SIZE_M)
1837 /* NumIVs - Number of IVs */
1838 #define SCMD_NUM_IVS_S 0
1839 #define SCMD_NUM_IVS_M 0x7f
1840 #define SCMD_NUM_IVS_V(x) ((x) << SCMD_NUM_IVS_S)
1841 #define SCMD_NUM_IVS_G(x) \
1842 (((x) >> SCMD_NUM_IVS_S) & SCMD_NUM_IVS_M)
1844 /* EnbDbgId - If this is enabled upper 20 (63:44) bits if SeqNumber
1845 * (below) are used as Cid (connection id for debug status), these
1846 * bits are padded to zero for forming the 64 bit
1847 * sequence number for TLS
1849 #define SCMD_ENB_DBGID_S 31
1850 #define SCMD_ENB_DBGID_M 0x1
1851 #define SCMD_ENB_DBGID_V(x) ((x) << SCMD_ENB_DBGID_S)
1852 #define SCMD_ENB_DBGID_G(x) \
1853 (((x) >> SCMD_ENB_DBGID_S) & SCMD_ENB_DBGID_M)
1855 /* IV generation in SW. */
1856 #define SCMD_IV_GEN_CTRL_S 30
1857 #define SCMD_IV_GEN_CTRL_M 0x1
1858 #define SCMD_IV_GEN_CTRL_V(x) ((x) << SCMD_IV_GEN_CTRL_S)
1859 #define SCMD_IV_GEN_CTRL_G(x) \
1860 (((x) >> SCMD_IV_GEN_CTRL_S) & SCMD_IV_GEN_CTRL_M)
1861 #define SCMD_IV_GEN_CTRL_F SCMD_IV_GEN_CTRL_V(1U)
1864 #define SCMD_MORE_FRAGS_S 20
1865 #define SCMD_MORE_FRAGS_M 0x1
1866 #define SCMD_MORE_FRAGS_V(x) ((x) << SCMD_MORE_FRAGS_S)
1867 #define SCMD_MORE_FRAGS_G(x) (((x) >> SCMD_MORE_FRAGS_S) & SCMD_MORE_FRAGS_M)
1870 #define SCMD_LAST_FRAG_S 19
1871 #define SCMD_LAST_FRAG_M 0x1
1872 #define SCMD_LAST_FRAG_V(x) ((x) << SCMD_LAST_FRAG_S)
1873 #define SCMD_LAST_FRAG_G(x) (((x) >> SCMD_LAST_FRAG_S) & SCMD_LAST_FRAG_M)
1876 #define SCMD_TLS_COMPPDU_S 18
1877 #define SCMD_TLS_COMPPDU_M 0x1
1878 #define SCMD_TLS_COMPPDU_V(x) ((x) << SCMD_TLS_COMPPDU_S)
1879 #define SCMD_TLS_COMPPDU_G(x) (((x) >> SCMD_TLS_COMPPDU_S) & SCMD_TLS_COMPPDU_M)
1881 /* KeyCntxtInline - Key context inline after the scmd OR PayloadOnly*/
1882 #define SCMD_KEY_CTX_INLINE_S 17
1883 #define SCMD_KEY_CTX_INLINE_M 0x1
1884 #define SCMD_KEY_CTX_INLINE_V(x) ((x) << SCMD_KEY_CTX_INLINE_S)
1885 #define SCMD_KEY_CTX_INLINE_G(x) \
1886 (((x) >> SCMD_KEY_CTX_INLINE_S) & SCMD_KEY_CTX_INLINE_M)
1887 #define SCMD_KEY_CTX_INLINE_F SCMD_KEY_CTX_INLINE_V(1U)
1889 /* TLSFragEnable - 0: Host created TLS PDUs, 1: TLS Framgmentation in ASIC */
1890 #define SCMD_TLS_FRAG_ENABLE_S 16
1891 #define SCMD_TLS_FRAG_ENABLE_M 0x1
1892 #define SCMD_TLS_FRAG_ENABLE_V(x) ((x) << SCMD_TLS_FRAG_ENABLE_S)
1893 #define SCMD_TLS_FRAG_ENABLE_G(x) \
1894 (((x) >> SCMD_TLS_FRAG_ENABLE_S) & SCMD_TLS_FRAG_ENABLE_M)
1895 #define SCMD_TLS_FRAG_ENABLE_F SCMD_TLS_FRAG_ENABLE_V(1U)
1897 /* MacOnly - Only send the MAC and discard PDU. This is valid for hash only
1898 * modes, in this case TLS_TX will drop the PDU and only
1899 * send back the MAC bytes.
1901 #define SCMD_MAC_ONLY_S 15
1902 #define SCMD_MAC_ONLY_M 0x1
1903 #define SCMD_MAC_ONLY_V(x) ((x) << SCMD_MAC_ONLY_S)
1904 #define SCMD_MAC_ONLY_G(x) \
1905 (((x) >> SCMD_MAC_ONLY_S) & SCMD_MAC_ONLY_M)
1906 #define SCMD_MAC_ONLY_F SCMD_MAC_ONLY_V(1U)
1908 /* AadIVDrop - Drop the AAD and IV fields. Useful in protocols
1909 * which have complex AAD and IV formations Eg:AES-CCM
1911 #define SCMD_AADIVDROP_S 14
1912 #define SCMD_AADIVDROP_M 0x1
1913 #define SCMD_AADIVDROP_V(x) ((x) << SCMD_AADIVDROP_S)
1914 #define SCMD_AADIVDROP_G(x) \
1915 (((x) >> SCMD_AADIVDROP_S) & SCMD_AADIVDROP_M)
1916 #define SCMD_AADIVDROP_F SCMD_AADIVDROP_V(1U)
1918 /* HdrLength - Length of all headers excluding TLS header
1919 * present before start of crypto PDU/payload.
1921 #define SCMD_HDR_LEN_S 0
1922 #define SCMD_HDR_LEN_M 0x3fff
1923 #define SCMD_HDR_LEN_V(x) ((x) << SCMD_HDR_LEN_S)
1924 #define SCMD_HDR_LEN_G(x) \
1925 (((x) >> SCMD_HDR_LEN_S) & SCMD_HDR_LEN_M)
1927 struct cpl_tx_sec_pdu {
1928 __be32 op_ivinsrtofst;
1930 __be32 aadstart_cipherstop_hi;
1931 __be32 cipherstop_lo_authinsert;
1932 __be32 seqno_numivs;
1933 __be32 ivgen_hdrlen;
1937 #define CPL_TX_SEC_PDU_OPCODE_S 24
1938 #define CPL_TX_SEC_PDU_OPCODE_M 0xff
1939 #define CPL_TX_SEC_PDU_OPCODE_V(x) ((x) << CPL_TX_SEC_PDU_OPCODE_S)
1940 #define CPL_TX_SEC_PDU_OPCODE_G(x) \
1941 (((x) >> CPL_TX_SEC_PDU_OPCODE_S) & CPL_TX_SEC_PDU_OPCODE_M)
1944 #define CPL_TX_SEC_PDU_RXCHID_S 22
1945 #define CPL_TX_SEC_PDU_RXCHID_M 0x1
1946 #define CPL_TX_SEC_PDU_RXCHID_V(x) ((x) << CPL_TX_SEC_PDU_RXCHID_S)
1947 #define CPL_TX_SEC_PDU_RXCHID_G(x) \
1948 (((x) >> CPL_TX_SEC_PDU_RXCHID_S) & CPL_TX_SEC_PDU_RXCHID_M)
1949 #define CPL_TX_SEC_PDU_RXCHID_F CPL_TX_SEC_PDU_RXCHID_V(1U)
1952 #define CPL_TX_SEC_PDU_ACKFOLLOWS_S 21
1953 #define CPL_TX_SEC_PDU_ACKFOLLOWS_M 0x1
1954 #define CPL_TX_SEC_PDU_ACKFOLLOWS_V(x) ((x) << CPL_TX_SEC_PDU_ACKFOLLOWS_S)
1955 #define CPL_TX_SEC_PDU_ACKFOLLOWS_G(x) \
1956 (((x) >> CPL_TX_SEC_PDU_ACKFOLLOWS_S) & CPL_TX_SEC_PDU_ACKFOLLOWS_M)
1957 #define CPL_TX_SEC_PDU_ACKFOLLOWS_F CPL_TX_SEC_PDU_ACKFOLLOWS_V(1U)
1959 /* Loopback bit in cpl_tx_sec_pdu */
1960 #define CPL_TX_SEC_PDU_ULPTXLPBK_S 20
1961 #define CPL_TX_SEC_PDU_ULPTXLPBK_M 0x1
1962 #define CPL_TX_SEC_PDU_ULPTXLPBK_V(x) ((x) << CPL_TX_SEC_PDU_ULPTXLPBK_S)
1963 #define CPL_TX_SEC_PDU_ULPTXLPBK_G(x) \
1964 (((x) >> CPL_TX_SEC_PDU_ULPTXLPBK_S) & CPL_TX_SEC_PDU_ULPTXLPBK_M)
1965 #define CPL_TX_SEC_PDU_ULPTXLPBK_F CPL_TX_SEC_PDU_ULPTXLPBK_V(1U)
1967 /* Length of cpl header encapsulated */
1968 #define CPL_TX_SEC_PDU_CPLLEN_S 16
1969 #define CPL_TX_SEC_PDU_CPLLEN_M 0xf
1970 #define CPL_TX_SEC_PDU_CPLLEN_V(x) ((x) << CPL_TX_SEC_PDU_CPLLEN_S)
1971 #define CPL_TX_SEC_PDU_CPLLEN_G(x) \
1972 (((x) >> CPL_TX_SEC_PDU_CPLLEN_S) & CPL_TX_SEC_PDU_CPLLEN_M)
1975 #define CPL_TX_SEC_PDU_PLACEHOLDER_S 10
1976 #define CPL_TX_SEC_PDU_PLACEHOLDER_M 0x1
1977 #define CPL_TX_SEC_PDU_PLACEHOLDER_V(x) ((x) << CPL_TX_SEC_PDU_PLACEHOLDER_S)
1978 #define CPL_TX_SEC_PDU_PLACEHOLDER_G(x) \
1979 (((x) >> CPL_TX_SEC_PDU_PLACEHOLDER_S) & \
1980 CPL_TX_SEC_PDU_PLACEHOLDER_M)
1982 /* IvInsrtOffset: Insertion location for IV */
1983 #define CPL_TX_SEC_PDU_IVINSRTOFST_S 0
1984 #define CPL_TX_SEC_PDU_IVINSRTOFST_M 0x3ff
1985 #define CPL_TX_SEC_PDU_IVINSRTOFST_V(x) ((x) << CPL_TX_SEC_PDU_IVINSRTOFST_S)
1986 #define CPL_TX_SEC_PDU_IVINSRTOFST_G(x) \
1987 (((x) >> CPL_TX_SEC_PDU_IVINSRTOFST_S) & \
1988 CPL_TX_SEC_PDU_IVINSRTOFST_M)
1990 /* AadStartOffset: Offset in bytes for AAD start from
1991 * the first byte following the pkt headers (0-255 bytes)
1993 #define CPL_TX_SEC_PDU_AADSTART_S 24
1994 #define CPL_TX_SEC_PDU_AADSTART_M 0xff
1995 #define CPL_TX_SEC_PDU_AADSTART_V(x) ((x) << CPL_TX_SEC_PDU_AADSTART_S)
1996 #define CPL_TX_SEC_PDU_AADSTART_G(x) \
1997 (((x) >> CPL_TX_SEC_PDU_AADSTART_S) & \
1998 CPL_TX_SEC_PDU_AADSTART_M)
2000 /* AadStopOffset: offset in bytes for AAD stop/end from the first byte following
2001 * the pkt headers (0-511 bytes)
2003 #define CPL_TX_SEC_PDU_AADSTOP_S 15
2004 #define CPL_TX_SEC_PDU_AADSTOP_M 0x1ff
2005 #define CPL_TX_SEC_PDU_AADSTOP_V(x) ((x) << CPL_TX_SEC_PDU_AADSTOP_S)
2006 #define CPL_TX_SEC_PDU_AADSTOP_G(x) \
2007 (((x) >> CPL_TX_SEC_PDU_AADSTOP_S) & CPL_TX_SEC_PDU_AADSTOP_M)
2009 /* CipherStartOffset: offset in bytes for encryption/decryption start from the
2010 * first byte following the pkt headers (0-1023 bytes)
2012 #define CPL_TX_SEC_PDU_CIPHERSTART_S 5
2013 #define CPL_TX_SEC_PDU_CIPHERSTART_M 0x3ff
2014 #define CPL_TX_SEC_PDU_CIPHERSTART_V(x) ((x) << CPL_TX_SEC_PDU_CIPHERSTART_S)
2015 #define CPL_TX_SEC_PDU_CIPHERSTART_G(x) \
2016 (((x) >> CPL_TX_SEC_PDU_CIPHERSTART_S) & \
2017 CPL_TX_SEC_PDU_CIPHERSTART_M)
2019 /* CipherStopOffset: offset in bytes for encryption/decryption end
2020 * from end of the payload of this command (0-511 bytes)
2022 #define CPL_TX_SEC_PDU_CIPHERSTOP_HI_S 0
2023 #define CPL_TX_SEC_PDU_CIPHERSTOP_HI_M 0x1f
2024 #define CPL_TX_SEC_PDU_CIPHERSTOP_HI_V(x) \
2025 ((x) << CPL_TX_SEC_PDU_CIPHERSTOP_HI_S)
2026 #define CPL_TX_SEC_PDU_CIPHERSTOP_HI_G(x) \
2027 (((x) >> CPL_TX_SEC_PDU_CIPHERSTOP_HI_S) & \
2028 CPL_TX_SEC_PDU_CIPHERSTOP_HI_M)
2030 #define CPL_TX_SEC_PDU_CIPHERSTOP_LO_S 28
2031 #define CPL_TX_SEC_PDU_CIPHERSTOP_LO_M 0xf
2032 #define CPL_TX_SEC_PDU_CIPHERSTOP_LO_V(x) \
2033 ((x) << CPL_TX_SEC_PDU_CIPHERSTOP_LO_S)
2034 #define CPL_TX_SEC_PDU_CIPHERSTOP_LO_G(x) \
2035 (((x) >> CPL_TX_SEC_PDU_CIPHERSTOP_LO_S) & \
2036 CPL_TX_SEC_PDU_CIPHERSTOP_LO_M)
2038 /* AuthStartOffset: offset in bytes for authentication start from
2039 * the first byte following the pkt headers (0-1023)
2041 #define CPL_TX_SEC_PDU_AUTHSTART_S 18
2042 #define CPL_TX_SEC_PDU_AUTHSTART_M 0x3ff
2043 #define CPL_TX_SEC_PDU_AUTHSTART_V(x) ((x) << CPL_TX_SEC_PDU_AUTHSTART_S)
2044 #define CPL_TX_SEC_PDU_AUTHSTART_G(x) \
2045 (((x) >> CPL_TX_SEC_PDU_AUTHSTART_S) & \
2046 CPL_TX_SEC_PDU_AUTHSTART_M)
2048 /* AuthStopOffset: offset in bytes for authentication
2049 * end from end of the payload of this command (0-511 Bytes)
2051 #define CPL_TX_SEC_PDU_AUTHSTOP_S 9
2052 #define CPL_TX_SEC_PDU_AUTHSTOP_M 0x1ff
2053 #define CPL_TX_SEC_PDU_AUTHSTOP_V(x) ((x) << CPL_TX_SEC_PDU_AUTHSTOP_S)
2054 #define CPL_TX_SEC_PDU_AUTHSTOP_G(x) \
2055 (((x) >> CPL_TX_SEC_PDU_AUTHSTOP_S) & \
2056 CPL_TX_SEC_PDU_AUTHSTOP_M)
2058 /* AuthInsrtOffset: offset in bytes for authentication insertion
2059 * from end of the payload of this command (0-511 bytes)
2061 #define CPL_TX_SEC_PDU_AUTHINSERT_S 0
2062 #define CPL_TX_SEC_PDU_AUTHINSERT_M 0x1ff
2063 #define CPL_TX_SEC_PDU_AUTHINSERT_V(x) ((x) << CPL_TX_SEC_PDU_AUTHINSERT_S)
2064 #define CPL_TX_SEC_PDU_AUTHINSERT_G(x) \
2065 (((x) >> CPL_TX_SEC_PDU_AUTHINSERT_S) & \
2066 CPL_TX_SEC_PDU_AUTHINSERT_M)
2068 struct cpl_rx_phys_dsgl {
2070 __be32 pcirlxorder_to_noofsgentr;
2071 struct rss_header rss_hdr_int;
2074 #define CPL_RX_PHYS_DSGL_OPCODE_S 24
2075 #define CPL_RX_PHYS_DSGL_OPCODE_M 0xff
2076 #define CPL_RX_PHYS_DSGL_OPCODE_V(x) ((x) << CPL_RX_PHYS_DSGL_OPCODE_S)
2077 #define CPL_RX_PHYS_DSGL_OPCODE_G(x) \
2078 (((x) >> CPL_RX_PHYS_DSGL_OPCODE_S) & CPL_RX_PHYS_DSGL_OPCODE_M)
2080 #define CPL_RX_PHYS_DSGL_ISRDMA_S 23
2081 #define CPL_RX_PHYS_DSGL_ISRDMA_M 0x1
2082 #define CPL_RX_PHYS_DSGL_ISRDMA_V(x) ((x) << CPL_RX_PHYS_DSGL_ISRDMA_S)
2083 #define CPL_RX_PHYS_DSGL_ISRDMA_G(x) \
2084 (((x) >> CPL_RX_PHYS_DSGL_ISRDMA_S) & CPL_RX_PHYS_DSGL_ISRDMA_M)
2085 #define CPL_RX_PHYS_DSGL_ISRDMA_F CPL_RX_PHYS_DSGL_ISRDMA_V(1U)
2087 #define CPL_RX_PHYS_DSGL_RSVD1_S 20
2088 #define CPL_RX_PHYS_DSGL_RSVD1_M 0x7
2089 #define CPL_RX_PHYS_DSGL_RSVD1_V(x) ((x) << CPL_RX_PHYS_DSGL_RSVD1_S)
2090 #define CPL_RX_PHYS_DSGL_RSVD1_G(x) \
2091 (((x) >> CPL_RX_PHYS_DSGL_RSVD1_S) & \
2092 CPL_RX_PHYS_DSGL_RSVD1_M)
2094 #define CPL_RX_PHYS_DSGL_PCIRLXORDER_S 31
2095 #define CPL_RX_PHYS_DSGL_PCIRLXORDER_M 0x1
2096 #define CPL_RX_PHYS_DSGL_PCIRLXORDER_V(x) \
2097 ((x) << CPL_RX_PHYS_DSGL_PCIRLXORDER_S)
2098 #define CPL_RX_PHYS_DSGL_PCIRLXORDER_G(x) \
2099 (((x) >> CPL_RX_PHYS_DSGL_PCIRLXORDER_S) & \
2100 CPL_RX_PHYS_DSGL_PCIRLXORDER_M)
2101 #define CPL_RX_PHYS_DSGL_PCIRLXORDER_F CPL_RX_PHYS_DSGL_PCIRLXORDER_V(1U)
2103 #define CPL_RX_PHYS_DSGL_PCINOSNOOP_S 30
2104 #define CPL_RX_PHYS_DSGL_PCINOSNOOP_M 0x1
2105 #define CPL_RX_PHYS_DSGL_PCINOSNOOP_V(x) \
2106 ((x) << CPL_RX_PHYS_DSGL_PCINOSNOOP_S)
2107 #define CPL_RX_PHYS_DSGL_PCINOSNOOP_G(x) \
2108 (((x) >> CPL_RX_PHYS_DSGL_PCINOSNOOP_S) & \
2109 CPL_RX_PHYS_DSGL_PCINOSNOOP_M)
2111 #define CPL_RX_PHYS_DSGL_PCINOSNOOP_F CPL_RX_PHYS_DSGL_PCINOSNOOP_V(1U)
2113 #define CPL_RX_PHYS_DSGL_PCITPHNTENB_S 29
2114 #define CPL_RX_PHYS_DSGL_PCITPHNTENB_M 0x1
2115 #define CPL_RX_PHYS_DSGL_PCITPHNTENB_V(x) \
2116 ((x) << CPL_RX_PHYS_DSGL_PCITPHNTENB_S)
2117 #define CPL_RX_PHYS_DSGL_PCITPHNTENB_G(x) \
2118 (((x) >> CPL_RX_PHYS_DSGL_PCITPHNTENB_S) & \
2119 CPL_RX_PHYS_DSGL_PCITPHNTENB_M)
2120 #define CPL_RX_PHYS_DSGL_PCITPHNTENB_F CPL_RX_PHYS_DSGL_PCITPHNTENB_V(1U)
2122 #define CPL_RX_PHYS_DSGL_PCITPHNT_S 27
2123 #define CPL_RX_PHYS_DSGL_PCITPHNT_M 0x3
2124 #define CPL_RX_PHYS_DSGL_PCITPHNT_V(x) ((x) << CPL_RX_PHYS_DSGL_PCITPHNT_S)
2125 #define CPL_RX_PHYS_DSGL_PCITPHNT_G(x) \
2126 (((x) >> CPL_RX_PHYS_DSGL_PCITPHNT_S) & \
2127 CPL_RX_PHYS_DSGL_PCITPHNT_M)
2129 #define CPL_RX_PHYS_DSGL_DCAID_S 16
2130 #define CPL_RX_PHYS_DSGL_DCAID_M 0x7ff
2131 #define CPL_RX_PHYS_DSGL_DCAID_V(x) ((x) << CPL_RX_PHYS_DSGL_DCAID_S)
2132 #define CPL_RX_PHYS_DSGL_DCAID_G(x) \
2133 (((x) >> CPL_RX_PHYS_DSGL_DCAID_S) & \
2134 CPL_RX_PHYS_DSGL_DCAID_M)
2136 #define CPL_RX_PHYS_DSGL_NOOFSGENTR_S 0
2137 #define CPL_RX_PHYS_DSGL_NOOFSGENTR_M 0xffff
2138 #define CPL_RX_PHYS_DSGL_NOOFSGENTR_V(x) \
2139 ((x) << CPL_RX_PHYS_DSGL_NOOFSGENTR_S)
2140 #define CPL_RX_PHYS_DSGL_NOOFSGENTR_G(x) \
2141 (((x) >> CPL_RX_PHYS_DSGL_NOOFSGENTR_S) & \
2142 CPL_RX_PHYS_DSGL_NOOFSGENTR_M)
2144 struct cpl_rx_mps_pkt {
2146 __be32 r1_lo_length;
2149 #define CPL_RX_MPS_PKT_OP_S 24
2150 #define CPL_RX_MPS_PKT_OP_M 0xff
2151 #define CPL_RX_MPS_PKT_OP_V(x) ((x) << CPL_RX_MPS_PKT_OP_S)
2152 #define CPL_RX_MPS_PKT_OP_G(x) \
2153 (((x) >> CPL_RX_MPS_PKT_OP_S) & CPL_RX_MPS_PKT_OP_M)
2155 #define CPL_RX_MPS_PKT_TYPE_S 20
2156 #define CPL_RX_MPS_PKT_TYPE_M 0xf
2157 #define CPL_RX_MPS_PKT_TYPE_V(x) ((x) << CPL_RX_MPS_PKT_TYPE_S)
2158 #define CPL_RX_MPS_PKT_TYPE_G(x) \
2159 (((x) >> CPL_RX_MPS_PKT_TYPE_S) & CPL_RX_MPS_PKT_TYPE_M)
2162 X_CPL_RX_MPS_PKT_TYPE_PAUSE = 1 << 0,
2163 X_CPL_RX_MPS_PKT_TYPE_PPP = 1 << 1,
2164 X_CPL_RX_MPS_PKT_TYPE_QFC = 1 << 2,
2165 X_CPL_RX_MPS_PKT_TYPE_PTP = 1 << 3
2168 struct cpl_srq_table_req {
2170 union opcode_tid ot;
2180 struct cpl_srq_table_rpl {
2181 union opcode_tid ot;
2191 /* cpl_srq_table_{req,rpl}.params fields */
2192 #define SRQT_QLEN_S 28
2193 #define SRQT_QLEN_M 0xF
2194 #define SRQT_QLEN_V(x) ((x) << SRQT_QLEN_S)
2195 #define SRQT_QLEN_G(x) (((x) >> SRQT_QLEN_S) & SRQT_QLEN_M)
2197 #define SRQT_QBASE_S 0
2198 #define SRQT_QBASE_M 0x3FFFFFF
2199 #define SRQT_QBASE_V(x) ((x) << SRQT_QBASE_S)
2200 #define SRQT_QBASE_G(x) (((x) >> SRQT_QBASE_S) & SRQT_QBASE_M)
2202 #define SRQT_PDID_S 0
2203 #define SRQT_PDID_M 0xFF
2204 #define SRQT_PDID_V(x) ((x) << SRQT_PDID_S)
2205 #define SRQT_PDID_G(x) (((x) >> SRQT_PDID_S) & SRQT_PDID_M)
2207 #define SRQT_IDX_S 0
2208 #define SRQT_IDX_M 0xF
2209 #define SRQT_IDX_V(x) ((x) << SRQT_IDX_S)
2210 #define SRQT_IDX_G(x) (((x) >> SRQT_IDX_S) & SRQT_IDX_M)
2212 struct cpl_tx_tls_sfo {
2213 __be32 op_to_seg_len;
2215 __be32 type_protover;
2217 __be32 seqno_numivs;
2218 __be32 ivgen_hdrlen;
2222 /* cpl_tx_tls_sfo macros */
2223 #define CPL_TX_TLS_SFO_OPCODE_S 24
2224 #define CPL_TX_TLS_SFO_OPCODE_V(x) ((x) << CPL_TX_TLS_SFO_OPCODE_S)
2226 #define CPL_TX_TLS_SFO_DATA_TYPE_S 20
2227 #define CPL_TX_TLS_SFO_DATA_TYPE_V(x) ((x) << CPL_TX_TLS_SFO_DATA_TYPE_S)
2229 #define CPL_TX_TLS_SFO_CPL_LEN_S 16
2230 #define CPL_TX_TLS_SFO_CPL_LEN_V(x) ((x) << CPL_TX_TLS_SFO_CPL_LEN_S)
2232 #define CPL_TX_TLS_SFO_SEG_LEN_S 0
2233 #define CPL_TX_TLS_SFO_SEG_LEN_M 0xffff
2234 #define CPL_TX_TLS_SFO_SEG_LEN_V(x) ((x) << CPL_TX_TLS_SFO_SEG_LEN_S)
2235 #define CPL_TX_TLS_SFO_SEG_LEN_G(x) \
2236 (((x) >> CPL_TX_TLS_SFO_SEG_LEN_S) & CPL_TX_TLS_SFO_SEG_LEN_M)
2238 #define CPL_TX_TLS_SFO_TYPE_S 24
2239 #define CPL_TX_TLS_SFO_TYPE_M 0xff
2240 #define CPL_TX_TLS_SFO_TYPE_V(x) ((x) << CPL_TX_TLS_SFO_TYPE_S)
2241 #define CPL_TX_TLS_SFO_TYPE_G(x) \
2242 (((x) >> CPL_TX_TLS_SFO_TYPE_S) & CPL_TX_TLS_SFO_TYPE_M)
2244 #define CPL_TX_TLS_SFO_PROTOVER_S 8
2245 #define CPL_TX_TLS_SFO_PROTOVER_M 0xffff
2246 #define CPL_TX_TLS_SFO_PROTOVER_V(x) ((x) << CPL_TX_TLS_SFO_PROTOVER_S)
2247 #define CPL_TX_TLS_SFO_PROTOVER_G(x) \
2248 (((x) >> CPL_TX_TLS_SFO_PROTOVER_S) & CPL_TX_TLS_SFO_PROTOVER_M)
2250 struct cpl_tls_data {
2251 struct rss_header rsshdr;
2252 union opcode_tid ot;
2258 #define CPL_TLS_DATA_OPCODE_S 24
2259 #define CPL_TLS_DATA_OPCODE_M 0xff
2260 #define CPL_TLS_DATA_OPCODE_V(x) ((x) << CPL_TLS_DATA_OPCODE_S)
2261 #define CPL_TLS_DATA_OPCODE_G(x) \
2262 (((x) >> CPL_TLS_DATA_OPCODE_S) & CPL_TLS_DATA_OPCODE_M)
2264 #define CPL_TLS_DATA_TID_S 0
2265 #define CPL_TLS_DATA_TID_M 0xffffff
2266 #define CPL_TLS_DATA_TID_V(x) ((x) << CPL_TLS_DATA_TID_S)
2267 #define CPL_TLS_DATA_TID_G(x) \
2268 (((x) >> CPL_TLS_DATA_TID_S) & CPL_TLS_DATA_TID_M)
2270 #define CPL_TLS_DATA_LENGTH_S 0
2271 #define CPL_TLS_DATA_LENGTH_M 0xffff
2272 #define CPL_TLS_DATA_LENGTH_V(x) ((x) << CPL_TLS_DATA_LENGTH_S)
2273 #define CPL_TLS_DATA_LENGTH_G(x) \
2274 (((x) >> CPL_TLS_DATA_LENGTH_S) & CPL_TLS_DATA_LENGTH_M)
2276 struct cpl_rx_tls_cmp {
2277 struct rss_header rsshdr;
2278 union opcode_tid ot;
2279 __be32 pdulength_length;
2286 #define CPL_RX_TLS_CMP_OPCODE_S 24
2287 #define CPL_RX_TLS_CMP_OPCODE_M 0xff
2288 #define CPL_RX_TLS_CMP_OPCODE_V(x) ((x) << CPL_RX_TLS_CMP_OPCODE_S)
2289 #define CPL_RX_TLS_CMP_OPCODE_G(x) \
2290 (((x) >> CPL_RX_TLS_CMP_OPCODE_S) & CPL_RX_TLS_CMP_OPCODE_M)
2292 #define CPL_RX_TLS_CMP_TID_S 0
2293 #define CPL_RX_TLS_CMP_TID_M 0xffffff
2294 #define CPL_RX_TLS_CMP_TID_V(x) ((x) << CPL_RX_TLS_CMP_TID_S)
2295 #define CPL_RX_TLS_CMP_TID_G(x) \
2296 (((x) >> CPL_RX_TLS_CMP_TID_S) & CPL_RX_TLS_CMP_TID_M)
2298 #define CPL_RX_TLS_CMP_PDULENGTH_S 16
2299 #define CPL_RX_TLS_CMP_PDULENGTH_M 0xffff
2300 #define CPL_RX_TLS_CMP_PDULENGTH_V(x) ((x) << CPL_RX_TLS_CMP_PDULENGTH_S)
2301 #define CPL_RX_TLS_CMP_PDULENGTH_G(x) \
2302 (((x) >> CPL_RX_TLS_CMP_PDULENGTH_S) & CPL_RX_TLS_CMP_PDULENGTH_M)
2304 #define CPL_RX_TLS_CMP_LENGTH_S 0
2305 #define CPL_RX_TLS_CMP_LENGTH_M 0xffff
2306 #define CPL_RX_TLS_CMP_LENGTH_V(x) ((x) << CPL_RX_TLS_CMP_LENGTH_S)
2307 #define CPL_RX_TLS_CMP_LENGTH_G(x) \
2308 (((x) >> CPL_RX_TLS_CMP_LENGTH_S) & CPL_RX_TLS_CMP_LENGTH_M)
2309 #endif /* __T4_MSG_H */