1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 2012 Samsung Electronics Co., Ltd.
6 #ifndef FIMC_LITE_REG_H_
7 #define FIMC_LITE_REG_H_
11 /* Camera Source size */
12 #define FLITE_REG_CISRCSIZE 0x00
13 #define FLITE_REG_CISRCSIZE_ORDER422_IN_YCBYCR (0 << 14)
14 #define FLITE_REG_CISRCSIZE_ORDER422_IN_YCRYCB (1 << 14)
15 #define FLITE_REG_CISRCSIZE_ORDER422_IN_CBYCRY (2 << 14)
16 #define FLITE_REG_CISRCSIZE_ORDER422_IN_CRYCBY (3 << 14)
17 #define FLITE_REG_CISRCSIZE_ORDER422_MASK (0x3 << 14)
18 #define FLITE_REG_CISRCSIZE_SIZE_CAM_MASK (0x3fff << 16 | 0x3fff)
21 #define FLITE_REG_CIGCTRL 0x04
22 #define FLITE_REG_CIGCTRL_YUV422_1P (0x1e << 24)
23 #define FLITE_REG_CIGCTRL_RAW8 (0x2a << 24)
24 #define FLITE_REG_CIGCTRL_RAW10 (0x2b << 24)
25 #define FLITE_REG_CIGCTRL_RAW12 (0x2c << 24)
26 #define FLITE_REG_CIGCTRL_RAW14 (0x2d << 24)
27 /* User defined formats. x = 0...15 */
28 #define FLITE_REG_CIGCTRL_USER(x) ((0x30 + x - 1) << 24)
29 #define FLITE_REG_CIGCTRL_FMT_MASK (0x3f << 24)
30 #define FLITE_REG_CIGCTRL_SHADOWMASK_DISABLE (1 << 21)
31 #define FLITE_REG_CIGCTRL_ODMA_DISABLE (1 << 20)
32 #define FLITE_REG_CIGCTRL_SWRST_REQ (1 << 19)
33 #define FLITE_REG_CIGCTRL_SWRST_RDY (1 << 18)
34 #define FLITE_REG_CIGCTRL_SWRST (1 << 17)
35 #define FLITE_REG_CIGCTRL_TEST_PATTERN_COLORBAR (1 << 15)
36 #define FLITE_REG_CIGCTRL_INVPOLPCLK (1 << 14)
37 #define FLITE_REG_CIGCTRL_INVPOLVSYNC (1 << 13)
38 #define FLITE_REG_CIGCTRL_INVPOLHREF (1 << 12)
39 /* Interrupts mask bits (1 disables an interrupt) */
40 #define FLITE_REG_CIGCTRL_IRQ_LASTEN (1 << 8)
41 #define FLITE_REG_CIGCTRL_IRQ_ENDEN (1 << 7)
42 #define FLITE_REG_CIGCTRL_IRQ_STARTEN (1 << 6)
43 #define FLITE_REG_CIGCTRL_IRQ_OVFEN (1 << 5)
44 #define FLITE_REG_CIGCTRL_IRQ_DISABLE_MASK (0xf << 5)
45 #define FLITE_REG_CIGCTRL_SELCAM_MIPI (1 << 3)
47 /* Image Capture Enable */
48 #define FLITE_REG_CIIMGCPT 0x08
49 #define FLITE_REG_CIIMGCPT_IMGCPTEN (1 << 31)
50 #define FLITE_REG_CIIMGCPT_CPT_FREN (1 << 25)
51 #define FLITE_REG_CIIMGCPT_CPT_MOD_FRCNT (1 << 18)
52 #define FLITE_REG_CIIMGCPT_CPT_MOD_FREN (0 << 18)
54 /* Capture Sequence */
55 #define FLITE_REG_CICPTSEQ 0x0c
57 /* Camera Window Offset */
58 #define FLITE_REG_CIWDOFST 0x10
59 #define FLITE_REG_CIWDOFST_WINOFSEN (1 << 31)
60 #define FLITE_REG_CIWDOFST_CLROVIY (1 << 31)
61 #define FLITE_REG_CIWDOFST_CLROVFICB (1 << 15)
62 #define FLITE_REG_CIWDOFST_CLROVFICR (1 << 14)
63 #define FLITE_REG_CIWDOFST_OFST_MASK ((0x1fff << 16) | 0x1fff)
65 /* Camera Window Offset2 */
66 #define FLITE_REG_CIWDOFST2 0x14
68 /* Camera Output DMA Format */
69 #define FLITE_REG_CIODMAFMT 0x18
70 #define FLITE_REG_CIODMAFMT_RAW_CON (1 << 15)
71 #define FLITE_REG_CIODMAFMT_PACK12 (1 << 14)
72 #define FLITE_REG_CIODMAFMT_YCBYCR (0 << 4)
73 #define FLITE_REG_CIODMAFMT_YCRYCB (1 << 4)
74 #define FLITE_REG_CIODMAFMT_CBYCRY (2 << 4)
75 #define FLITE_REG_CIODMAFMT_CRYCBY (3 << 4)
76 #define FLITE_REG_CIODMAFMT_YCBCR_ORDER_MASK (0x3 << 4)
78 /* Camera Output Canvas */
79 #define FLITE_REG_CIOCAN 0x20
80 #define FLITE_REG_CIOCAN_MASK ((0x3fff << 16) | 0x3fff)
82 /* Camera Output DMA Offset */
83 #define FLITE_REG_CIOOFF 0x24
84 #define FLITE_REG_CIOOFF_MASK ((0x3fff << 16) | 0x3fff)
86 /* Camera Output DMA Start Address */
87 #define FLITE_REG_CIOSA 0x30
90 #define FLITE_REG_CISTATUS 0x40
91 #define FLITE_REG_CISTATUS_MIPI_VVALID (1 << 22)
92 #define FLITE_REG_CISTATUS_MIPI_HVALID (1 << 21)
93 #define FLITE_REG_CISTATUS_MIPI_DVALID (1 << 20)
94 #define FLITE_REG_CISTATUS_ITU_VSYNC (1 << 14)
95 #define FLITE_REG_CISTATUS_ITU_HREFF (1 << 13)
96 #define FLITE_REG_CISTATUS_OVFIY (1 << 10)
97 #define FLITE_REG_CISTATUS_OVFICB (1 << 9)
98 #define FLITE_REG_CISTATUS_OVFICR (1 << 8)
99 #define FLITE_REG_CISTATUS_IRQ_SRC_OVERFLOW (1 << 7)
100 #define FLITE_REG_CISTATUS_IRQ_SRC_LASTCAPEND (1 << 6)
101 #define FLITE_REG_CISTATUS_IRQ_SRC_FRMSTART (1 << 5)
102 #define FLITE_REG_CISTATUS_IRQ_SRC_FRMEND (1 << 4)
103 #define FLITE_REG_CISTATUS_IRQ_CAM (1 << 0)
104 #define FLITE_REG_CISTATUS_IRQ_MASK (0xf << 4)
107 #define FLITE_REG_CISTATUS2 0x44
108 #define FLITE_REG_CISTATUS2_LASTCAPEND (1 << 1)
109 #define FLITE_REG_CISTATUS2_FRMEND (1 << 0)
112 #define FLITE_REG_CITHOLD 0xf0
113 #define FLITE_REG_CITHOLD_W_QOS_EN (1 << 30)
115 /* Camera General Purpose */
116 #define FLITE_REG_CIGENERAL 0xfc
117 /* b0: 1 - camera B, 0 - camera A */
118 #define FLITE_REG_CIGENERAL_CAM_B (1 << 0)
120 #define FLITE_REG_CIFCNTSEQ 0x100
121 #define FLITE_REG_CIOSAN(x) (0x200 + (4 * (x)))
123 /* ----------------------------------------------------------------------------
124 * Function declarations
126 void flite_hw_reset(struct fimc_lite *dev);
127 void flite_hw_clear_pending_irq(struct fimc_lite *dev);
128 u32 flite_hw_get_interrupt_source(struct fimc_lite *dev);
129 void flite_hw_clear_last_capture_end(struct fimc_lite *dev);
130 void flite_hw_set_interrupt_mask(struct fimc_lite *dev);
131 void flite_hw_capture_start(struct fimc_lite *dev);
132 void flite_hw_capture_stop(struct fimc_lite *dev);
133 void flite_hw_set_camera_bus(struct fimc_lite *dev,
134 struct fimc_source_info *s_info);
135 void flite_hw_set_camera_polarity(struct fimc_lite *dev,
136 struct fimc_source_info *cam);
137 void flite_hw_set_window_offset(struct fimc_lite *dev, struct flite_frame *f);
138 void flite_hw_set_source_format(struct fimc_lite *dev, struct flite_frame *f);
140 void flite_hw_set_output_dma(struct fimc_lite *dev, struct flite_frame *f,
142 void flite_hw_set_dma_window(struct fimc_lite *dev, struct flite_frame *f);
143 void flite_hw_set_test_pattern(struct fimc_lite *dev, bool on);
144 void flite_hw_dump_regs(struct fimc_lite *dev, const char *label);
145 void flite_hw_set_dma_buffer(struct fimc_lite *dev, struct flite_buffer *buf);
146 void flite_hw_mask_dma_buffer(struct fimc_lite *dev, u32 index);
148 static inline void flite_hw_set_dma_buf_mask(struct fimc_lite *dev, u32 mask)
150 writel(mask, dev->regs + FLITE_REG_CIFCNTSEQ);
153 #endif /* FIMC_LITE_REG_H */