1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * TI DAVINCI I2C adapter driver.
5 * Copyright (C) 2006 Texas Instruments.
6 * Copyright (C) 2007 MontaVista Software Inc.
8 * Updated by Vinod & Sudhakar Feb 2005
10 * ----------------------------------------------------------------------------
12 * ----------------------------------------------------------------------------
14 #include <linux/kernel.h>
15 #include <linux/module.h>
16 #include <linux/delay.h>
17 #include <linux/i2c.h>
18 #include <linux/clk.h>
19 #include <linux/errno.h>
20 #include <linux/sched.h>
21 #include <linux/err.h>
22 #include <linux/interrupt.h>
23 #include <linux/platform_device.h>
25 #include <linux/slab.h>
26 #include <linux/cpufreq.h>
27 #include <linux/gpio/consumer.h>
28 #include <linux/of_device.h>
29 #include <linux/platform_data/i2c-davinci.h>
30 #include <linux/pm_runtime.h>
32 /* ----- global defines ----------------------------------------------- */
34 #define DAVINCI_I2C_TIMEOUT (1*HZ)
35 #define DAVINCI_I2C_MAX_TRIES 2
36 #define DAVINCI_I2C_OWN_ADDRESS 0x08
37 #define I2C_DAVINCI_INTR_ALL (DAVINCI_I2C_IMR_SCD | \
38 DAVINCI_I2C_IMR_ARDY | \
39 DAVINCI_I2C_IMR_NACK | \
42 #define DAVINCI_I2C_OAR_REG 0x00
43 #define DAVINCI_I2C_IMR_REG 0x04
44 #define DAVINCI_I2C_STR_REG 0x08
45 #define DAVINCI_I2C_CLKL_REG 0x0c
46 #define DAVINCI_I2C_CLKH_REG 0x10
47 #define DAVINCI_I2C_CNT_REG 0x14
48 #define DAVINCI_I2C_DRR_REG 0x18
49 #define DAVINCI_I2C_SAR_REG 0x1c
50 #define DAVINCI_I2C_DXR_REG 0x20
51 #define DAVINCI_I2C_MDR_REG 0x24
52 #define DAVINCI_I2C_IVR_REG 0x28
53 #define DAVINCI_I2C_EMDR_REG 0x2c
54 #define DAVINCI_I2C_PSC_REG 0x30
55 #define DAVINCI_I2C_FUNC_REG 0x48
56 #define DAVINCI_I2C_DIR_REG 0x4c
57 #define DAVINCI_I2C_DIN_REG 0x50
58 #define DAVINCI_I2C_DOUT_REG 0x54
59 #define DAVINCI_I2C_DSET_REG 0x58
60 #define DAVINCI_I2C_DCLR_REG 0x5c
62 #define DAVINCI_I2C_IVR_AAS 0x07
63 #define DAVINCI_I2C_IVR_SCD 0x06
64 #define DAVINCI_I2C_IVR_XRDY 0x05
65 #define DAVINCI_I2C_IVR_RDR 0x04
66 #define DAVINCI_I2C_IVR_ARDY 0x03
67 #define DAVINCI_I2C_IVR_NACK 0x02
68 #define DAVINCI_I2C_IVR_AL 0x01
70 #define DAVINCI_I2C_STR_BB BIT(12)
71 #define DAVINCI_I2C_STR_RSFULL BIT(11)
72 #define DAVINCI_I2C_STR_SCD BIT(5)
73 #define DAVINCI_I2C_STR_ARDY BIT(2)
74 #define DAVINCI_I2C_STR_NACK BIT(1)
75 #define DAVINCI_I2C_STR_AL BIT(0)
77 #define DAVINCI_I2C_MDR_NACK BIT(15)
78 #define DAVINCI_I2C_MDR_STT BIT(13)
79 #define DAVINCI_I2C_MDR_STP BIT(11)
80 #define DAVINCI_I2C_MDR_MST BIT(10)
81 #define DAVINCI_I2C_MDR_TRX BIT(9)
82 #define DAVINCI_I2C_MDR_XA BIT(8)
83 #define DAVINCI_I2C_MDR_RM BIT(7)
84 #define DAVINCI_I2C_MDR_IRS BIT(5)
86 #define DAVINCI_I2C_IMR_AAS BIT(6)
87 #define DAVINCI_I2C_IMR_SCD BIT(5)
88 #define DAVINCI_I2C_IMR_XRDY BIT(4)
89 #define DAVINCI_I2C_IMR_RRDY BIT(3)
90 #define DAVINCI_I2C_IMR_ARDY BIT(2)
91 #define DAVINCI_I2C_IMR_NACK BIT(1)
92 #define DAVINCI_I2C_IMR_AL BIT(0)
94 /* set SDA and SCL as GPIO */
95 #define DAVINCI_I2C_FUNC_PFUNC0 BIT(0)
97 /* set SCL as output when used as GPIO*/
98 #define DAVINCI_I2C_DIR_PDIR0 BIT(0)
99 /* set SDA as output when used as GPIO*/
100 #define DAVINCI_I2C_DIR_PDIR1 BIT(1)
102 /* read SCL GPIO level */
103 #define DAVINCI_I2C_DIN_PDIN0 BIT(0)
104 /* read SDA GPIO level */
105 #define DAVINCI_I2C_DIN_PDIN1 BIT(1)
107 /*set the SCL GPIO high */
108 #define DAVINCI_I2C_DSET_PDSET0 BIT(0)
109 /*set the SDA GPIO high */
110 #define DAVINCI_I2C_DSET_PDSET1 BIT(1)
112 /* set the SCL GPIO low */
113 #define DAVINCI_I2C_DCLR_PDCLR0 BIT(0)
114 /* set the SDA GPIO low */
115 #define DAVINCI_I2C_DCLR_PDCLR1 BIT(1)
117 /* timeout for pm runtime autosuspend */
118 #define DAVINCI_I2C_PM_TIMEOUT 1000 /* ms */
120 struct davinci_i2c_dev {
123 struct completion cmd_complete;
131 struct i2c_adapter adapter;
132 #ifdef CONFIG_CPU_FREQ
133 struct notifier_block freq_transition;
135 struct davinci_i2c_platform_data *pdata;
138 /* default platform data to use if not supplied in the platform_device */
139 static struct davinci_i2c_platform_data davinci_i2c_platform_data_default = {
144 static inline void davinci_i2c_write_reg(struct davinci_i2c_dev *i2c_dev,
147 writew_relaxed(val, i2c_dev->base + reg);
150 static inline u16 davinci_i2c_read_reg(struct davinci_i2c_dev *i2c_dev, int reg)
152 return readw_relaxed(i2c_dev->base + reg);
155 static inline void davinci_i2c_reset_ctrl(struct davinci_i2c_dev *i2c_dev,
160 w = davinci_i2c_read_reg(i2c_dev, DAVINCI_I2C_MDR_REG);
161 if (!val) /* put I2C into reset */
162 w &= ~DAVINCI_I2C_MDR_IRS;
163 else /* take I2C out of reset */
164 w |= DAVINCI_I2C_MDR_IRS;
166 davinci_i2c_write_reg(i2c_dev, DAVINCI_I2C_MDR_REG, w);
169 static void i2c_davinci_calc_clk_dividers(struct davinci_i2c_dev *dev)
171 struct davinci_i2c_platform_data *pdata = dev->pdata;
177 u32 input_clock = clk_get_rate(dev->clk);
178 struct device_node *of_node = dev->dev->of_node;
180 /* NOTE: I2C Clock divider programming info
181 * As per I2C specs the following formulas provide prescaler
182 * and low/high divider values
183 * input clk --> PSC Div -----------> ICCL/H Div --> output clock
186 * output clk = module clk / (PSC + 1) [ (ICCL + d) + (ICCH + d) ]
189 * (ICCL + ICCH) = clk = (input clk / ((psc +1) * output clk)) - 2d;
191 * where if PSC == 0, d = 7,
196 * d is always 6 on Keystone I2C controller
200 * Both Davinci and current Keystone User Guides recommend a value
201 * between 7MHz and 12MHz. In reality 7MHz module clock doesn't
202 * always produce enough margin between SDA and SCL transitions.
203 * Measurements show that the higher the module clock is, the
204 * bigger is the margin, providing more reliable communication.
205 * So we better target for 12MHz.
207 psc = (input_clock / 12000000) - 1;
208 if ((input_clock / (psc + 1)) > 12000000)
209 psc++; /* better to run under spec than over */
210 d = (psc >= 2) ? 5 : 7 - psc;
212 if (of_node && of_device_is_compatible(of_node, "ti,keystone-i2c"))
215 clk = ((input_clock / (psc + 1)) / (pdata->bus_freq * 1000));
216 /* Avoid driving the bus too fast because of rounding errors above */
217 if (input_clock / (psc + 1) / clk > pdata->bus_freq * 1000)
220 * According to I2C-BUS Spec 2.1, in FAST-MODE LOW period should be at
221 * least 1.3uS, which is not the case with 50% duty cycle. Driving HIGH
222 * to LOW ratio as 1 to 2 is more safe.
224 if (pdata->bus_freq > 100)
225 clkl = (clk << 1) / 3;
229 * It's not always possible to have 1 to 2 ratio when d=7, so fall back
230 * to minimal possible clkh in this case.
233 * CLKH is not allowed to be 0, in this case I2C clock is not generated
236 if (clk > clkl + d) {
237 clkh = clk - clkl - d;
241 clkl = clk - (d << 1);
244 davinci_i2c_write_reg(dev, DAVINCI_I2C_PSC_REG, psc);
245 davinci_i2c_write_reg(dev, DAVINCI_I2C_CLKH_REG, clkh);
246 davinci_i2c_write_reg(dev, DAVINCI_I2C_CLKL_REG, clkl);
248 dev_dbg(dev->dev, "input_clock = %d, CLK = %d\n", input_clock, clk);
252 * This function configures I2C and brings I2C out of reset.
253 * This function is called during I2C init function. This function
254 * also gets called if I2C encounters any errors.
256 static int i2c_davinci_init(struct davinci_i2c_dev *dev)
258 struct davinci_i2c_platform_data *pdata = dev->pdata;
260 /* put I2C into reset */
261 davinci_i2c_reset_ctrl(dev, 0);
263 /* compute clock dividers */
264 i2c_davinci_calc_clk_dividers(dev);
266 /* Respond at reserved "SMBus Host" slave address" (and zero);
267 * we seem to have no option to not respond...
269 davinci_i2c_write_reg(dev, DAVINCI_I2C_OAR_REG, DAVINCI_I2C_OWN_ADDRESS);
271 dev_dbg(dev->dev, "PSC = %d\n",
272 davinci_i2c_read_reg(dev, DAVINCI_I2C_PSC_REG));
273 dev_dbg(dev->dev, "CLKL = %d\n",
274 davinci_i2c_read_reg(dev, DAVINCI_I2C_CLKL_REG));
275 dev_dbg(dev->dev, "CLKH = %d\n",
276 davinci_i2c_read_reg(dev, DAVINCI_I2C_CLKH_REG));
277 dev_dbg(dev->dev, "bus_freq = %dkHz, bus_delay = %d\n",
278 pdata->bus_freq, pdata->bus_delay);
281 /* Take the I2C module out of reset: */
282 davinci_i2c_reset_ctrl(dev, 1);
284 /* Enable interrupts */
285 davinci_i2c_write_reg(dev, DAVINCI_I2C_IMR_REG, I2C_DAVINCI_INTR_ALL);
291 * This routine does i2c bus recovery by using i2c_generic_scl_recovery
292 * which is provided by I2C Bus recovery infrastructure.
294 static void davinci_i2c_prepare_recovery(struct i2c_adapter *adap)
296 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
298 /* Disable interrupts */
299 davinci_i2c_write_reg(dev, DAVINCI_I2C_IMR_REG, 0);
301 /* put I2C into reset */
302 davinci_i2c_reset_ctrl(dev, 0);
305 static void davinci_i2c_unprepare_recovery(struct i2c_adapter *adap)
307 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
309 i2c_davinci_init(dev);
312 static struct i2c_bus_recovery_info davinci_i2c_gpio_recovery_info = {
313 .recover_bus = i2c_generic_scl_recovery,
314 .prepare_recovery = davinci_i2c_prepare_recovery,
315 .unprepare_recovery = davinci_i2c_unprepare_recovery,
318 static void davinci_i2c_set_scl(struct i2c_adapter *adap, int val)
320 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
323 davinci_i2c_write_reg(dev, DAVINCI_I2C_DSET_REG,
324 DAVINCI_I2C_DSET_PDSET0);
326 davinci_i2c_write_reg(dev, DAVINCI_I2C_DCLR_REG,
327 DAVINCI_I2C_DCLR_PDCLR0);
330 static int davinci_i2c_get_scl(struct i2c_adapter *adap)
332 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
335 /* read the state of SCL */
336 val = davinci_i2c_read_reg(dev, DAVINCI_I2C_DIN_REG);
337 return val & DAVINCI_I2C_DIN_PDIN0;
340 static int davinci_i2c_get_sda(struct i2c_adapter *adap)
342 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
345 /* read the state of SDA */
346 val = davinci_i2c_read_reg(dev, DAVINCI_I2C_DIN_REG);
347 return val & DAVINCI_I2C_DIN_PDIN1;
350 static void davinci_i2c_scl_prepare_recovery(struct i2c_adapter *adap)
352 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
354 davinci_i2c_prepare_recovery(adap);
356 /* SCL output, SDA input */
357 davinci_i2c_write_reg(dev, DAVINCI_I2C_DIR_REG, DAVINCI_I2C_DIR_PDIR0);
359 /* change to GPIO mode */
360 davinci_i2c_write_reg(dev, DAVINCI_I2C_FUNC_REG,
361 DAVINCI_I2C_FUNC_PFUNC0);
364 static void davinci_i2c_scl_unprepare_recovery(struct i2c_adapter *adap)
366 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
368 /* change back to I2C mode */
369 davinci_i2c_write_reg(dev, DAVINCI_I2C_FUNC_REG, 0);
371 davinci_i2c_unprepare_recovery(adap);
374 static struct i2c_bus_recovery_info davinci_i2c_scl_recovery_info = {
375 .recover_bus = i2c_generic_scl_recovery,
376 .set_scl = davinci_i2c_set_scl,
377 .get_scl = davinci_i2c_get_scl,
378 .get_sda = davinci_i2c_get_sda,
379 .prepare_recovery = davinci_i2c_scl_prepare_recovery,
380 .unprepare_recovery = davinci_i2c_scl_unprepare_recovery,
384 * Waiting for bus not busy
386 static int i2c_davinci_wait_bus_not_busy(struct davinci_i2c_dev *dev)
388 unsigned long timeout = jiffies + dev->adapter.timeout;
391 if (!(davinci_i2c_read_reg(dev, DAVINCI_I2C_STR_REG) & DAVINCI_I2C_STR_BB))
393 schedule_timeout_uninterruptible(1);
394 } while (time_before_eq(jiffies, timeout));
396 dev_warn(dev->dev, "timeout waiting for bus ready\n");
397 i2c_recover_bus(&dev->adapter);
400 * if bus is still "busy" here, it's most probably a HW problem like
403 if (davinci_i2c_read_reg(dev, DAVINCI_I2C_STR_REG) & DAVINCI_I2C_STR_BB)
410 * Low level master read/write transaction. This function is called
411 * from i2c_davinci_xfer.
414 i2c_davinci_xfer_msg(struct i2c_adapter *adap, struct i2c_msg *msg, int stop)
416 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
417 struct davinci_i2c_platform_data *pdata = dev->pdata;
420 unsigned long time_left;
422 if (msg->addr == DAVINCI_I2C_OWN_ADDRESS) {
423 dev_warn(dev->dev, "transfer to own address aborted\n");
424 return -EADDRNOTAVAIL;
427 /* Introduce a delay, required for some boards (e.g Davinci EVM) */
428 if (pdata->bus_delay)
429 udelay(pdata->bus_delay);
431 /* set the slave address */
432 davinci_i2c_write_reg(dev, DAVINCI_I2C_SAR_REG, msg->addr);
435 dev->buf_len = msg->len;
438 davinci_i2c_write_reg(dev, DAVINCI_I2C_CNT_REG, dev->buf_len);
440 reinit_completion(&dev->cmd_complete);
443 /* Take I2C out of reset and configure it as master */
444 flag = DAVINCI_I2C_MDR_IRS | DAVINCI_I2C_MDR_MST;
446 /* if the slave address is ten bit address, enable XA bit */
447 if (msg->flags & I2C_M_TEN)
448 flag |= DAVINCI_I2C_MDR_XA;
449 if (!(msg->flags & I2C_M_RD))
450 flag |= DAVINCI_I2C_MDR_TRX;
452 flag |= DAVINCI_I2C_MDR_RM;
454 /* Enable receive or transmit interrupts */
455 w = davinci_i2c_read_reg(dev, DAVINCI_I2C_IMR_REG);
456 if (msg->flags & I2C_M_RD)
457 w |= DAVINCI_I2C_IMR_RRDY;
459 w |= DAVINCI_I2C_IMR_XRDY;
460 davinci_i2c_write_reg(dev, DAVINCI_I2C_IMR_REG, w);
465 * Write mode register first as needed for correct behaviour
466 * on OMAP-L138, but don't set STT yet to avoid a race with XRDY
467 * occurring before we have loaded DXR
469 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, flag);
472 * First byte should be set here, not after interrupt,
473 * because transmit-data-ready interrupt can come before
474 * NACK-interrupt during sending of previous message and
475 * ICDXR may have wrong data
476 * It also saves us one interrupt, slightly faster
478 if ((!(msg->flags & I2C_M_RD)) && dev->buf_len) {
479 davinci_i2c_write_reg(dev, DAVINCI_I2C_DXR_REG, *dev->buf++);
483 /* Set STT to begin transmit now DXR is loaded */
484 flag |= DAVINCI_I2C_MDR_STT;
485 if (stop && msg->len != 0)
486 flag |= DAVINCI_I2C_MDR_STP;
487 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, flag);
489 time_left = wait_for_completion_timeout(&dev->cmd_complete,
490 dev->adapter.timeout);
492 dev_err(dev->dev, "controller timed out\n");
493 i2c_recover_bus(adap);
498 /* This should be 0 if all bytes were transferred
499 * or dev->cmd_err denotes an error.
501 dev_err(dev->dev, "abnormal termination buf_len=%zu\n",
510 if (likely(!dev->cmd_err))
513 /* We have an error */
514 if (dev->cmd_err & DAVINCI_I2C_STR_AL) {
515 i2c_davinci_init(dev);
519 if (dev->cmd_err & DAVINCI_I2C_STR_NACK) {
520 if (msg->flags & I2C_M_IGNORE_NAK)
522 w = davinci_i2c_read_reg(dev, DAVINCI_I2C_MDR_REG);
523 w |= DAVINCI_I2C_MDR_STP;
524 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, w);
531 * Prepare controller for a transaction and call i2c_davinci_xfer_msg
534 i2c_davinci_xfer(struct i2c_adapter *adap, struct i2c_msg msgs[], int num)
536 struct davinci_i2c_dev *dev = i2c_get_adapdata(adap);
540 dev_dbg(dev->dev, "%s: msgs: %d\n", __func__, num);
542 ret = pm_runtime_get_sync(dev->dev);
544 dev_err(dev->dev, "Failed to runtime_get device: %d\n", ret);
545 pm_runtime_put_noidle(dev->dev);
549 ret = i2c_davinci_wait_bus_not_busy(dev);
551 dev_warn(dev->dev, "timeout waiting for bus ready\n");
555 for (i = 0; i < num; i++) {
556 ret = i2c_davinci_xfer_msg(adap, &msgs[i], (i == (num - 1)));
557 dev_dbg(dev->dev, "%s [%d/%d] ret: %d\n", __func__, i + 1, num,
566 pm_runtime_mark_last_busy(dev->dev);
567 pm_runtime_put_autosuspend(dev->dev);
572 static u32 i2c_davinci_func(struct i2c_adapter *adap)
574 return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
577 static void terminate_read(struct davinci_i2c_dev *dev)
579 u16 w = davinci_i2c_read_reg(dev, DAVINCI_I2C_MDR_REG);
580 w |= DAVINCI_I2C_MDR_NACK;
581 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, w);
583 /* Throw away data */
584 davinci_i2c_read_reg(dev, DAVINCI_I2C_DRR_REG);
586 dev_err(dev->dev, "RDR IRQ while no data requested\n");
588 static void terminate_write(struct davinci_i2c_dev *dev)
590 u16 w = davinci_i2c_read_reg(dev, DAVINCI_I2C_MDR_REG);
591 w |= DAVINCI_I2C_MDR_RM | DAVINCI_I2C_MDR_STP;
592 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, w);
595 dev_dbg(dev->dev, "TDR IRQ while no data to send\n");
599 * Interrupt service routine. This gets called whenever an I2C interrupt
602 static irqreturn_t i2c_davinci_isr(int this_irq, void *dev_id)
604 struct davinci_i2c_dev *dev = dev_id;
609 if (pm_runtime_suspended(dev->dev))
612 while ((stat = davinci_i2c_read_reg(dev, DAVINCI_I2C_IVR_REG))) {
613 dev_dbg(dev->dev, "%s: stat=0x%x\n", __func__, stat);
614 if (count++ == 100) {
615 dev_warn(dev->dev, "Too much work in one IRQ\n");
620 case DAVINCI_I2C_IVR_AL:
621 /* Arbitration lost, must retry */
622 dev->cmd_err |= DAVINCI_I2C_STR_AL;
624 complete(&dev->cmd_complete);
627 case DAVINCI_I2C_IVR_NACK:
628 dev->cmd_err |= DAVINCI_I2C_STR_NACK;
630 complete(&dev->cmd_complete);
633 case DAVINCI_I2C_IVR_ARDY:
634 davinci_i2c_write_reg(dev,
635 DAVINCI_I2C_STR_REG, DAVINCI_I2C_STR_ARDY);
636 if (((dev->buf_len == 0) && (dev->stop != 0)) ||
637 (dev->cmd_err & DAVINCI_I2C_STR_NACK)) {
638 w = davinci_i2c_read_reg(dev,
639 DAVINCI_I2C_MDR_REG);
640 w |= DAVINCI_I2C_MDR_STP;
641 davinci_i2c_write_reg(dev,
642 DAVINCI_I2C_MDR_REG, w);
644 complete(&dev->cmd_complete);
647 case DAVINCI_I2C_IVR_RDR:
650 davinci_i2c_read_reg(dev,
651 DAVINCI_I2C_DRR_REG);
656 davinci_i2c_write_reg(dev,
658 DAVINCI_I2C_IMR_RRDY);
660 /* signal can terminate transfer */
665 case DAVINCI_I2C_IVR_XRDY:
667 davinci_i2c_write_reg(dev, DAVINCI_I2C_DXR_REG,
673 w = davinci_i2c_read_reg(dev,
674 DAVINCI_I2C_IMR_REG);
675 w &= ~DAVINCI_I2C_IMR_XRDY;
676 davinci_i2c_write_reg(dev,
680 /* signal can terminate transfer */
681 terminate_write(dev);
685 case DAVINCI_I2C_IVR_SCD:
686 davinci_i2c_write_reg(dev,
687 DAVINCI_I2C_STR_REG, DAVINCI_I2C_STR_SCD);
688 complete(&dev->cmd_complete);
691 case DAVINCI_I2C_IVR_AAS:
692 dev_dbg(dev->dev, "Address as slave interrupt\n");
696 dev_warn(dev->dev, "Unrecognized irq stat %d\n", stat);
701 return count ? IRQ_HANDLED : IRQ_NONE;
704 #ifdef CONFIG_CPU_FREQ
705 static int i2c_davinci_cpufreq_transition(struct notifier_block *nb,
706 unsigned long val, void *data)
708 struct davinci_i2c_dev *dev;
710 dev = container_of(nb, struct davinci_i2c_dev, freq_transition);
712 i2c_lock_bus(&dev->adapter, I2C_LOCK_ROOT_ADAPTER);
713 if (val == CPUFREQ_PRECHANGE) {
714 davinci_i2c_reset_ctrl(dev, 0);
715 } else if (val == CPUFREQ_POSTCHANGE) {
716 i2c_davinci_calc_clk_dividers(dev);
717 davinci_i2c_reset_ctrl(dev, 1);
719 i2c_unlock_bus(&dev->adapter, I2C_LOCK_ROOT_ADAPTER);
724 static inline int i2c_davinci_cpufreq_register(struct davinci_i2c_dev *dev)
726 dev->freq_transition.notifier_call = i2c_davinci_cpufreq_transition;
728 return cpufreq_register_notifier(&dev->freq_transition,
729 CPUFREQ_TRANSITION_NOTIFIER);
732 static inline void i2c_davinci_cpufreq_deregister(struct davinci_i2c_dev *dev)
734 cpufreq_unregister_notifier(&dev->freq_transition,
735 CPUFREQ_TRANSITION_NOTIFIER);
738 static inline int i2c_davinci_cpufreq_register(struct davinci_i2c_dev *dev)
743 static inline void i2c_davinci_cpufreq_deregister(struct davinci_i2c_dev *dev)
748 static const struct i2c_algorithm i2c_davinci_algo = {
749 .master_xfer = i2c_davinci_xfer,
750 .functionality = i2c_davinci_func,
753 static const struct of_device_id davinci_i2c_of_match[] = {
754 {.compatible = "ti,davinci-i2c", },
755 {.compatible = "ti,keystone-i2c", },
758 MODULE_DEVICE_TABLE(of, davinci_i2c_of_match);
760 static int davinci_i2c_probe(struct platform_device *pdev)
762 struct davinci_i2c_dev *dev;
763 struct i2c_adapter *adap;
764 struct i2c_bus_recovery_info *rinfo;
767 irq = platform_get_irq(pdev, 0);
771 if (irq != -EPROBE_DEFER)
773 "can't get irq resource ret=%d\n", irq);
777 dev = devm_kzalloc(&pdev->dev, sizeof(struct davinci_i2c_dev),
780 dev_err(&pdev->dev, "Memory allocation failed\n");
784 init_completion(&dev->cmd_complete);
786 dev->dev = &pdev->dev;
788 dev->pdata = dev_get_platdata(&pdev->dev);
789 platform_set_drvdata(pdev, dev);
791 if (!dev->pdata && pdev->dev.of_node) {
794 dev->pdata = devm_kzalloc(&pdev->dev,
795 sizeof(struct davinci_i2c_platform_data), GFP_KERNEL);
799 memcpy(dev->pdata, &davinci_i2c_platform_data_default,
800 sizeof(struct davinci_i2c_platform_data));
801 if (!of_property_read_u32(pdev->dev.of_node, "clock-frequency",
803 dev->pdata->bus_freq = prop / 1000;
805 dev->pdata->has_pfunc =
806 of_property_read_bool(pdev->dev.of_node,
808 } else if (!dev->pdata) {
809 dev->pdata = &davinci_i2c_platform_data_default;
812 dev->clk = devm_clk_get(&pdev->dev, NULL);
813 if (IS_ERR(dev->clk))
814 return PTR_ERR(dev->clk);
816 dev->base = devm_platform_ioremap_resource(pdev, 0);
817 if (IS_ERR(dev->base)) {
818 return PTR_ERR(dev->base);
821 pm_runtime_set_autosuspend_delay(dev->dev,
822 DAVINCI_I2C_PM_TIMEOUT);
823 pm_runtime_use_autosuspend(dev->dev);
825 pm_runtime_enable(dev->dev);
827 r = pm_runtime_get_sync(dev->dev);
829 dev_err(dev->dev, "failed to runtime_get device: %d\n", r);
830 pm_runtime_put_noidle(dev->dev);
834 i2c_davinci_init(dev);
836 r = devm_request_irq(&pdev->dev, dev->irq, i2c_davinci_isr, 0,
839 dev_err(&pdev->dev, "failure requesting irq %i\n", dev->irq);
840 goto err_unuse_clocks;
843 r = i2c_davinci_cpufreq_register(dev);
845 dev_err(&pdev->dev, "failed to register cpufreq\n");
846 goto err_unuse_clocks;
849 adap = &dev->adapter;
850 i2c_set_adapdata(adap, dev);
851 adap->owner = THIS_MODULE;
852 adap->class = I2C_CLASS_DEPRECATED;
853 strlcpy(adap->name, "DaVinci I2C adapter", sizeof(adap->name));
854 adap->algo = &i2c_davinci_algo;
855 adap->dev.parent = &pdev->dev;
856 adap->timeout = DAVINCI_I2C_TIMEOUT;
857 adap->dev.of_node = pdev->dev.of_node;
859 if (dev->pdata->has_pfunc)
860 adap->bus_recovery_info = &davinci_i2c_scl_recovery_info;
861 else if (dev->pdata->gpio_recovery) {
862 rinfo = &davinci_i2c_gpio_recovery_info;
863 adap->bus_recovery_info = rinfo;
864 rinfo->scl_gpiod = devm_gpiod_get(&pdev->dev, "scl",
865 GPIOD_OUT_HIGH_OPEN_DRAIN);
866 if (IS_ERR(rinfo->scl_gpiod)) {
867 r = PTR_ERR(rinfo->scl_gpiod);
868 goto err_unuse_clocks;
870 rinfo->sda_gpiod = devm_gpiod_get(&pdev->dev, "sda", GPIOD_IN);
871 if (IS_ERR(rinfo->sda_gpiod)) {
872 r = PTR_ERR(rinfo->sda_gpiod);
873 goto err_unuse_clocks;
878 r = i2c_add_numbered_adapter(adap);
880 goto err_unuse_clocks;
882 pm_runtime_mark_last_busy(dev->dev);
883 pm_runtime_put_autosuspend(dev->dev);
888 pm_runtime_dont_use_autosuspend(dev->dev);
889 pm_runtime_put_sync(dev->dev);
890 pm_runtime_disable(dev->dev);
895 static int davinci_i2c_remove(struct platform_device *pdev)
897 struct davinci_i2c_dev *dev = platform_get_drvdata(pdev);
900 i2c_davinci_cpufreq_deregister(dev);
902 i2c_del_adapter(&dev->adapter);
904 ret = pm_runtime_get_sync(&pdev->dev);
906 pm_runtime_put_noidle(&pdev->dev);
910 davinci_i2c_write_reg(dev, DAVINCI_I2C_MDR_REG, 0);
912 pm_runtime_dont_use_autosuspend(dev->dev);
913 pm_runtime_put_sync(dev->dev);
914 pm_runtime_disable(dev->dev);
920 static int davinci_i2c_suspend(struct device *dev)
922 struct davinci_i2c_dev *i2c_dev = dev_get_drvdata(dev);
924 /* put I2C into reset */
925 davinci_i2c_reset_ctrl(i2c_dev, 0);
930 static int davinci_i2c_resume(struct device *dev)
932 struct davinci_i2c_dev *i2c_dev = dev_get_drvdata(dev);
934 /* take I2C out of reset */
935 davinci_i2c_reset_ctrl(i2c_dev, 1);
940 static const struct dev_pm_ops davinci_i2c_pm = {
941 .suspend = davinci_i2c_suspend,
942 .resume = davinci_i2c_resume,
943 SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
944 pm_runtime_force_resume)
947 #define davinci_i2c_pm_ops (&davinci_i2c_pm)
949 #define davinci_i2c_pm_ops NULL
952 /* work with hotplug and coldplug */
953 MODULE_ALIAS("platform:i2c_davinci");
955 static struct platform_driver davinci_i2c_driver = {
956 .probe = davinci_i2c_probe,
957 .remove = davinci_i2c_remove,
959 .name = "i2c_davinci",
960 .pm = davinci_i2c_pm_ops,
961 .of_match_table = davinci_i2c_of_match,
965 /* I2C may be needed to bring up other drivers */
966 static int __init davinci_i2c_init_driver(void)
968 return platform_driver_register(&davinci_i2c_driver);
970 subsys_initcall(davinci_i2c_init_driver);
972 static void __exit davinci_i2c_exit_driver(void)
974 platform_driver_unregister(&davinci_i2c_driver);
976 module_exit(davinci_i2c_exit_driver);
978 MODULE_AUTHOR("Texas Instruments India");
979 MODULE_DESCRIPTION("TI DaVinci I2C bus adapter");
980 MODULE_LICENSE("GPL");