2 * Copyright 2007-11 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
23 * Authors: Dave Airlie
27 #include <linux/backlight.h>
28 #include <linux/dmi.h>
29 #include <linux/pci.h>
31 #include <drm/drm_crtc_helper.h>
32 #include <drm/drm_file.h>
33 #include <drm/radeon_drm.h>
37 #include "radeon_asic.h"
38 #include "radeon_audio.h"
40 extern int atom_debug;
43 radeon_atom_get_backlight_level_from_reg(struct radeon_device *rdev)
48 if (rdev->family >= CHIP_R600)
49 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
51 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
53 backlight_level = ((bios_2_scratch & ATOM_S2_CURRENT_BL_LEVEL_MASK) >>
54 ATOM_S2_CURRENT_BL_LEVEL_SHIFT);
56 return backlight_level;
60 radeon_atom_set_backlight_level_to_reg(struct radeon_device *rdev,
65 if (rdev->family >= CHIP_R600)
66 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
68 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
70 bios_2_scratch &= ~ATOM_S2_CURRENT_BL_LEVEL_MASK;
71 bios_2_scratch |= ((backlight_level << ATOM_S2_CURRENT_BL_LEVEL_SHIFT) &
72 ATOM_S2_CURRENT_BL_LEVEL_MASK);
74 if (rdev->family >= CHIP_R600)
75 WREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);
77 WREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);
81 atombios_get_backlight_level(struct radeon_encoder *radeon_encoder)
83 struct drm_device *dev = radeon_encoder->base.dev;
84 struct radeon_device *rdev = dev->dev_private;
86 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
89 return radeon_atom_get_backlight_level_from_reg(rdev);
93 atombios_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level)
95 struct drm_encoder *encoder = &radeon_encoder->base;
96 struct drm_device *dev = radeon_encoder->base.dev;
97 struct radeon_device *rdev = dev->dev_private;
98 struct radeon_encoder_atom_dig *dig;
99 DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args;
102 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
105 if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) &&
106 radeon_encoder->enc_priv) {
107 dig = radeon_encoder->enc_priv;
108 dig->backlight_level = level;
109 radeon_atom_set_backlight_level_to_reg(rdev, dig->backlight_level);
111 switch (radeon_encoder->encoder_id) {
112 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
113 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
114 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
115 if (dig->backlight_level == 0) {
116 args.ucAction = ATOM_LCD_BLOFF;
117 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
119 args.ucAction = ATOM_LCD_BL_BRIGHTNESS_CONTROL;
120 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
121 args.ucAction = ATOM_LCD_BLON;
122 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
125 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
126 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
127 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
128 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
129 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
130 if (dig->backlight_level == 0)
131 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0);
133 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL, 0, 0);
134 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0);
143 #if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
145 static u8 radeon_atom_bl_level(struct backlight_device *bd)
149 /* Convert brightness to hardware level */
150 if (bd->props.brightness < 0)
152 else if (bd->props.brightness > RADEON_MAX_BL_LEVEL)
153 level = RADEON_MAX_BL_LEVEL;
155 level = bd->props.brightness;
160 static int radeon_atom_backlight_update_status(struct backlight_device *bd)
162 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
163 struct radeon_encoder *radeon_encoder = pdata->encoder;
165 atombios_set_backlight_level(radeon_encoder, radeon_atom_bl_level(bd));
170 static int radeon_atom_backlight_get_brightness(struct backlight_device *bd)
172 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
173 struct radeon_encoder *radeon_encoder = pdata->encoder;
174 struct drm_device *dev = radeon_encoder->base.dev;
175 struct radeon_device *rdev = dev->dev_private;
177 return radeon_atom_get_backlight_level_from_reg(rdev);
180 static const struct backlight_ops radeon_atom_backlight_ops = {
181 .get_brightness = radeon_atom_backlight_get_brightness,
182 .update_status = radeon_atom_backlight_update_status,
185 void radeon_atom_backlight_init(struct radeon_encoder *radeon_encoder,
186 struct drm_connector *drm_connector)
188 struct drm_device *dev = radeon_encoder->base.dev;
189 struct radeon_device *rdev = dev->dev_private;
190 struct backlight_device *bd;
191 struct backlight_properties props;
192 struct radeon_backlight_privdata *pdata;
193 struct radeon_encoder_atom_dig *dig;
196 /* Mac laptops with multiple GPUs use the gmux driver for backlight
197 * so don't register a backlight device
199 if ((rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE) &&
200 (rdev->pdev->device == 0x6741))
203 if (!radeon_encoder->enc_priv)
206 if (!rdev->is_atom_bios)
209 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
212 pdata = kmalloc(sizeof(struct radeon_backlight_privdata), GFP_KERNEL);
214 DRM_ERROR("Memory allocation failed\n");
218 memset(&props, 0, sizeof(props));
219 props.max_brightness = RADEON_MAX_BL_LEVEL;
220 props.type = BACKLIGHT_RAW;
221 snprintf(bl_name, sizeof(bl_name),
222 "radeon_bl%d", dev->primary->index);
223 bd = backlight_device_register(bl_name, drm_connector->kdev,
224 pdata, &radeon_atom_backlight_ops, &props);
226 DRM_ERROR("Backlight registration failed\n");
230 pdata->encoder = radeon_encoder;
232 dig = radeon_encoder->enc_priv;
235 bd->props.brightness = radeon_atom_backlight_get_brightness(bd);
236 /* Set a reasonable default here if the level is 0 otherwise
237 * fbdev will attempt to turn the backlight on after console
238 * unblanking and it will try and restore 0 which turns the backlight
241 if (bd->props.brightness == 0)
242 bd->props.brightness = RADEON_MAX_BL_LEVEL;
243 bd->props.power = FB_BLANK_UNBLANK;
244 backlight_update_status(bd);
246 DRM_INFO("radeon atom DIG backlight initialized\n");
247 rdev->mode_info.bl_encoder = radeon_encoder;
256 static void radeon_atom_backlight_exit(struct radeon_encoder *radeon_encoder)
258 struct drm_device *dev = radeon_encoder->base.dev;
259 struct radeon_device *rdev = dev->dev_private;
260 struct backlight_device *bd = NULL;
261 struct radeon_encoder_atom_dig *dig;
263 if (!radeon_encoder->enc_priv)
266 if (!rdev->is_atom_bios)
269 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
272 dig = radeon_encoder->enc_priv;
277 struct radeon_legacy_backlight_privdata *pdata;
279 pdata = bl_get_data(bd);
280 backlight_device_unregister(bd);
283 DRM_INFO("radeon atom LVDS backlight unloaded\n");
287 #else /* !CONFIG_BACKLIGHT_CLASS_DEVICE */
289 void radeon_atom_backlight_init(struct radeon_encoder *encoder)
293 static void radeon_atom_backlight_exit(struct radeon_encoder *encoder)
299 /* evil but including atombios.h is much worse */
300 bool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index,
301 struct drm_display_mode *mode);
303 static bool radeon_atom_mode_fixup(struct drm_encoder *encoder,
304 const struct drm_display_mode *mode,
305 struct drm_display_mode *adjusted_mode)
307 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
308 struct drm_device *dev = encoder->dev;
309 struct radeon_device *rdev = dev->dev_private;
311 /* set the active encoder to connector routing */
312 radeon_encoder_set_active_device(encoder);
313 drm_mode_set_crtcinfo(adjusted_mode, 0);
316 if ((mode->flags & DRM_MODE_FLAG_INTERLACE)
317 && (mode->crtc_vsync_start < (mode->crtc_vdisplay + 2)))
318 adjusted_mode->crtc_vsync_start = adjusted_mode->crtc_vdisplay + 2;
320 /* vertical FP must be at least 1 */
321 if (mode->crtc_vsync_start == mode->crtc_vdisplay)
322 adjusted_mode->crtc_vsync_start++;
324 /* get the native mode for scaling */
325 if (radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT)) {
326 radeon_panel_mode_fixup(encoder, adjusted_mode);
327 } else if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) {
328 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv;
330 if (tv_dac->tv_std == TV_STD_NTSC ||
331 tv_dac->tv_std == TV_STD_NTSC_J ||
332 tv_dac->tv_std == TV_STD_PAL_M)
333 radeon_atom_get_tv_timings(rdev, 0, adjusted_mode);
335 radeon_atom_get_tv_timings(rdev, 1, adjusted_mode);
337 } else if (radeon_encoder->rmx_type != RMX_OFF) {
338 radeon_panel_mode_fixup(encoder, adjusted_mode);
341 if (ASIC_IS_DCE3(rdev) &&
342 ((radeon_encoder->active_device & (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
343 (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE))) {
344 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
345 radeon_dp_set_link_config(connector, adjusted_mode);
352 atombios_dac_setup(struct drm_encoder *encoder, int action)
354 struct drm_device *dev = encoder->dev;
355 struct radeon_device *rdev = dev->dev_private;
356 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
357 DAC_ENCODER_CONTROL_PS_ALLOCATION args;
359 struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv;
361 memset(&args, 0, sizeof(args));
363 switch (radeon_encoder->encoder_id) {
364 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
365 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
366 index = GetIndexIntoMasterTable(COMMAND, DAC1EncoderControl);
368 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
369 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
370 index = GetIndexIntoMasterTable(COMMAND, DAC2EncoderControl);
374 args.ucAction = action;
376 if (radeon_encoder->active_device & (ATOM_DEVICE_CRT_SUPPORT))
377 args.ucDacStandard = ATOM_DAC1_PS2;
378 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
379 args.ucDacStandard = ATOM_DAC1_CV;
381 switch (dac_info->tv_std) {
384 case TV_STD_SCART_PAL:
387 args.ucDacStandard = ATOM_DAC1_PAL;
393 args.ucDacStandard = ATOM_DAC1_NTSC;
397 args.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
399 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
404 atombios_tv_setup(struct drm_encoder *encoder, int action)
406 struct drm_device *dev = encoder->dev;
407 struct radeon_device *rdev = dev->dev_private;
408 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
409 TV_ENCODER_CONTROL_PS_ALLOCATION args;
411 struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv;
413 memset(&args, 0, sizeof(args));
415 index = GetIndexIntoMasterTable(COMMAND, TVEncoderControl);
417 args.sTVEncoder.ucAction = action;
419 if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
420 args.sTVEncoder.ucTvStandard = ATOM_TV_CV;
422 switch (dac_info->tv_std) {
424 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC;
427 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL;
430 args.sTVEncoder.ucTvStandard = ATOM_TV_PALM;
433 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL60;
436 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSCJ;
438 case TV_STD_SCART_PAL:
439 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL; /* ??? */
442 args.sTVEncoder.ucTvStandard = ATOM_TV_SECAM;
445 args.sTVEncoder.ucTvStandard = ATOM_TV_PALCN;
448 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC;
453 args.sTVEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
455 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
459 static u8 radeon_atom_get_bpc(struct drm_encoder *encoder)
464 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
465 bpc = radeon_crtc->bpc;
470 return PANEL_BPC_UNDEFINE;
472 return PANEL_6BIT_PER_COLOR;
475 return PANEL_8BIT_PER_COLOR;
477 return PANEL_10BIT_PER_COLOR;
479 return PANEL_12BIT_PER_COLOR;
481 return PANEL_16BIT_PER_COLOR;
485 union dvo_encoder_control {
486 ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION ext_tmds;
487 DVO_ENCODER_CONTROL_PS_ALLOCATION dvo;
488 DVO_ENCODER_CONTROL_PS_ALLOCATION_V3 dvo_v3;
489 DVO_ENCODER_CONTROL_PS_ALLOCATION_V1_4 dvo_v4;
493 atombios_dvo_setup(struct drm_encoder *encoder, int action)
495 struct drm_device *dev = encoder->dev;
496 struct radeon_device *rdev = dev->dev_private;
497 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
498 union dvo_encoder_control args;
499 int index = GetIndexIntoMasterTable(COMMAND, DVOEncoderControl);
502 memset(&args, 0, sizeof(args));
504 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
507 /* some R4xx chips have the wrong frev */
508 if (rdev->family <= CHIP_RV410)
516 args.ext_tmds.sXTmdsEncoder.ucEnable = action;
518 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
519 args.ext_tmds.sXTmdsEncoder.ucMisc |= PANEL_ENCODER_MISC_DUAL;
521 args.ext_tmds.sXTmdsEncoder.ucMisc |= ATOM_PANEL_MISC_888RGB;
525 args.dvo.sDVOEncoder.ucAction = action;
526 args.dvo.sDVOEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
527 /* DFP1, CRT1, TV1 depending on the type of port */
528 args.dvo.sDVOEncoder.ucDeviceType = ATOM_DEVICE_DFP1_INDEX;
530 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
531 args.dvo.sDVOEncoder.usDevAttr.sDigAttrib.ucAttribute |= PANEL_ENCODER_MISC_DUAL;
535 args.dvo_v3.ucAction = action;
536 args.dvo_v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
537 args.dvo_v3.ucDVOConfig = 0; /* XXX */
541 args.dvo_v4.ucAction = action;
542 args.dvo_v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
543 args.dvo_v4.ucDVOConfig = 0; /* XXX */
544 args.dvo_v4.ucBitPerColor = radeon_atom_get_bpc(encoder);
547 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
552 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
556 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
559 union lvds_encoder_control {
560 LVDS_ENCODER_CONTROL_PS_ALLOCATION v1;
561 LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2 v2;
565 atombios_digital_setup(struct drm_encoder *encoder, int action)
567 struct drm_device *dev = encoder->dev;
568 struct radeon_device *rdev = dev->dev_private;
569 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
570 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
571 union lvds_encoder_control args;
573 int hdmi_detected = 0;
579 if (atombios_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
582 memset(&args, 0, sizeof(args));
584 switch (radeon_encoder->encoder_id) {
585 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
586 index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl);
588 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
589 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
590 index = GetIndexIntoMasterTable(COMMAND, TMDS1EncoderControl);
592 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
593 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
594 index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl);
596 index = GetIndexIntoMasterTable(COMMAND, TMDS2EncoderControl);
600 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
609 args.v1.ucAction = action;
611 args.v1.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE;
612 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
613 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
614 if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL)
615 args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL;
616 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
617 args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB;
620 args.v1.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB;
621 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
622 args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL;
623 /*if (pScrn->rgbBits == 8) */
624 args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB;
630 args.v2.ucAction = action;
632 if (dig->coherent_mode)
633 args.v2.ucMisc |= PANEL_ENCODER_MISC_COHERENT;
636 args.v2.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE;
637 args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
638 args.v2.ucTruncate = 0;
639 args.v2.ucSpatial = 0;
640 args.v2.ucTemporal = 0;
642 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
643 if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL)
644 args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL;
645 if (dig->lcd_misc & ATOM_PANEL_MISC_SPATIAL) {
646 args.v2.ucSpatial = PANEL_ENCODER_SPATIAL_DITHER_EN;
647 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
648 args.v2.ucSpatial |= PANEL_ENCODER_SPATIAL_DITHER_DEPTH;
650 if (dig->lcd_misc & ATOM_PANEL_MISC_TEMPORAL) {
651 args.v2.ucTemporal = PANEL_ENCODER_TEMPORAL_DITHER_EN;
652 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
653 args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_DITHER_DEPTH;
654 if (((dig->lcd_misc >> ATOM_PANEL_MISC_GREY_LEVEL_SHIFT) & 0x3) == 2)
655 args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_LEVEL_4;
659 args.v2.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB;
660 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
661 args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL;
665 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
670 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
674 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
678 atombios_get_encoder_mode(struct drm_encoder *encoder)
680 struct drm_device *dev = encoder->dev;
681 struct radeon_device *rdev = dev->dev_private;
682 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
683 struct drm_connector *connector;
684 struct radeon_connector *radeon_connector;
685 struct radeon_connector_atom_dig *dig_connector;
686 struct radeon_encoder_atom_dig *dig_enc;
688 if (radeon_encoder_is_digital(encoder)) {
689 dig_enc = radeon_encoder->enc_priv;
690 if (dig_enc->active_mst_links)
691 return ATOM_ENCODER_MODE_DP_MST;
693 if (radeon_encoder->is_mst_encoder || radeon_encoder->offset)
694 return ATOM_ENCODER_MODE_DP_MST;
695 /* dp bridges are always DP */
696 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)
697 return ATOM_ENCODER_MODE_DP;
699 /* DVO is always DVO */
700 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DVO1) ||
701 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1))
702 return ATOM_ENCODER_MODE_DVO;
704 connector = radeon_get_connector_for_encoder(encoder);
705 /* if we don't have an active device yet, just use one of
706 * the connectors tied to the encoder.
709 connector = radeon_get_connector_for_encoder_init(encoder);
710 radeon_connector = to_radeon_connector(connector);
712 switch (connector->connector_type) {
713 case DRM_MODE_CONNECTOR_DVII:
714 case DRM_MODE_CONNECTOR_HDMIB: /* HDMI-B is basically DL-DVI; analog works fine */
715 if (radeon_audio != 0) {
716 if (radeon_connector->use_digital &&
717 (radeon_connector->audio == RADEON_AUDIO_ENABLE))
718 return ATOM_ENCODER_MODE_HDMI;
719 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
720 (radeon_connector->audio == RADEON_AUDIO_AUTO))
721 return ATOM_ENCODER_MODE_HDMI;
722 else if (radeon_connector->use_digital)
723 return ATOM_ENCODER_MODE_DVI;
725 return ATOM_ENCODER_MODE_CRT;
726 } else if (radeon_connector->use_digital) {
727 return ATOM_ENCODER_MODE_DVI;
729 return ATOM_ENCODER_MODE_CRT;
732 case DRM_MODE_CONNECTOR_DVID:
733 case DRM_MODE_CONNECTOR_HDMIA:
735 if (radeon_audio != 0) {
736 if (radeon_connector->audio == RADEON_AUDIO_ENABLE)
737 return ATOM_ENCODER_MODE_HDMI;
738 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
739 (radeon_connector->audio == RADEON_AUDIO_AUTO))
740 return ATOM_ENCODER_MODE_HDMI;
742 return ATOM_ENCODER_MODE_DVI;
744 return ATOM_ENCODER_MODE_DVI;
747 case DRM_MODE_CONNECTOR_LVDS:
748 return ATOM_ENCODER_MODE_LVDS;
750 case DRM_MODE_CONNECTOR_DisplayPort:
751 dig_connector = radeon_connector->con_priv;
752 if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
753 (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
754 if (radeon_audio != 0 &&
755 drm_detect_monitor_audio(radeon_connector_edid(connector)) &&
756 ASIC_IS_DCE4(rdev) && !ASIC_IS_DCE5(rdev))
757 return ATOM_ENCODER_MODE_DP_AUDIO;
758 return ATOM_ENCODER_MODE_DP;
759 } else if (radeon_audio != 0) {
760 if (radeon_connector->audio == RADEON_AUDIO_ENABLE)
761 return ATOM_ENCODER_MODE_HDMI;
762 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
763 (radeon_connector->audio == RADEON_AUDIO_AUTO))
764 return ATOM_ENCODER_MODE_HDMI;
766 return ATOM_ENCODER_MODE_DVI;
768 return ATOM_ENCODER_MODE_DVI;
771 case DRM_MODE_CONNECTOR_eDP:
772 if (radeon_audio != 0 &&
773 drm_detect_monitor_audio(radeon_connector_edid(connector)) &&
774 ASIC_IS_DCE4(rdev) && !ASIC_IS_DCE5(rdev))
775 return ATOM_ENCODER_MODE_DP_AUDIO;
776 return ATOM_ENCODER_MODE_DP;
777 case DRM_MODE_CONNECTOR_DVIA:
778 case DRM_MODE_CONNECTOR_VGA:
779 return ATOM_ENCODER_MODE_CRT;
781 case DRM_MODE_CONNECTOR_Composite:
782 case DRM_MODE_CONNECTOR_SVIDEO:
783 case DRM_MODE_CONNECTOR_9PinDIN:
785 return ATOM_ENCODER_MODE_TV;
786 /*return ATOM_ENCODER_MODE_CV;*/
792 * DIG Encoder/Transmitter Setup
795 * - 2 DIG transmitter blocks. UNIPHY (links A and B) and LVTMA.
796 * Supports up to 3 digital outputs
797 * - 2 DIG encoder blocks.
798 * DIG1 can drive UNIPHY link A or link B
799 * DIG2 can drive UNIPHY link B or LVTMA
802 * - 3 DIG transmitter blocks. UNIPHY0/1/2 (links A and B).
803 * Supports up to 5 digital outputs
804 * - 2 DIG encoder blocks.
805 * DIG1/2 can drive UNIPHY0/1/2 link A or link B
808 * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B).
809 * Supports up to 6 digital outputs
810 * - 6 DIG encoder blocks.
811 * - DIG to PHY mapping is hardcoded
812 * DIG1 drives UNIPHY0 link A, A+B
813 * DIG2 drives UNIPHY0 link B
814 * DIG3 drives UNIPHY1 link A, A+B
815 * DIG4 drives UNIPHY1 link B
816 * DIG5 drives UNIPHY2 link A, A+B
817 * DIG6 drives UNIPHY2 link B
820 * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B).
821 * Supports up to 6 digital outputs
822 * - 2 DIG encoder blocks.
824 * DIG1/2 can drive UNIPHY0/1/2 link A or link B
826 * DIG1 drives UNIPHY0/1/2 link A
827 * DIG2 drives UNIPHY0/1/2 link B
830 * crtc -> dig encoder -> UNIPHY/LVTMA (1 or 2 links)
832 * crtc0 -> dig2 -> LVTMA links A+B -> TMDS/HDMI
833 * crtc1 -> dig1 -> UNIPHY0 link B -> DP
834 * crtc0 -> dig1 -> UNIPHY2 link A -> LVDS
835 * crtc1 -> dig2 -> UNIPHY1 link B+A -> TMDS/HDMI
838 union dig_encoder_control {
839 DIG_ENCODER_CONTROL_PS_ALLOCATION v1;
840 DIG_ENCODER_CONTROL_PARAMETERS_V2 v2;
841 DIG_ENCODER_CONTROL_PARAMETERS_V3 v3;
842 DIG_ENCODER_CONTROL_PARAMETERS_V4 v4;
846 atombios_dig_encoder_setup2(struct drm_encoder *encoder, int action, int panel_mode, int enc_override)
848 struct drm_device *dev = encoder->dev;
849 struct radeon_device *rdev = dev->dev_private;
850 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
851 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
852 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
853 union dig_encoder_control args;
857 int dp_lane_count = 0;
858 int hpd_id = RADEON_HPD_NONE;
861 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
862 struct radeon_connector_atom_dig *dig_connector =
863 radeon_connector->con_priv;
865 dp_clock = dig_connector->dp_clock;
866 dp_lane_count = dig_connector->dp_lane_count;
867 hpd_id = radeon_connector->hpd.hpd;
870 /* no dig encoder assigned */
871 if (dig->dig_encoder == -1)
874 memset(&args, 0, sizeof(args));
876 if (ASIC_IS_DCE4(rdev))
877 index = GetIndexIntoMasterTable(COMMAND, DIGxEncoderControl);
879 if (dig->dig_encoder)
880 index = GetIndexIntoMasterTable(COMMAND, DIG2EncoderControl);
882 index = GetIndexIntoMasterTable(COMMAND, DIG1EncoderControl);
885 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
892 args.v1.ucAction = action;
893 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
894 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
895 args.v3.ucPanelMode = panel_mode;
897 args.v1.ucEncoderMode = atombios_get_encoder_mode(encoder);
899 if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode))
900 args.v1.ucLaneNum = dp_lane_count;
901 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
902 args.v1.ucLaneNum = 8;
904 args.v1.ucLaneNum = 4;
906 switch (radeon_encoder->encoder_id) {
907 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
908 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER1;
910 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
911 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
912 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER2;
914 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
915 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER3;
919 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKB;
921 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKA;
923 if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode) && (dp_clock == 270000))
924 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ;
929 args.v3.ucAction = action;
930 args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
931 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
932 args.v3.ucPanelMode = panel_mode;
934 args.v3.ucEncoderMode = atombios_get_encoder_mode(encoder);
936 if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode))
937 args.v3.ucLaneNum = dp_lane_count;
938 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
939 args.v3.ucLaneNum = 8;
941 args.v3.ucLaneNum = 4;
943 if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode) && (dp_clock == 270000))
944 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ;
945 if (enc_override != -1)
946 args.v3.acConfig.ucDigSel = enc_override;
948 args.v3.acConfig.ucDigSel = dig->dig_encoder;
949 args.v3.ucBitPerColor = radeon_atom_get_bpc(encoder);
952 args.v4.ucAction = action;
953 args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
954 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
955 args.v4.ucPanelMode = panel_mode;
957 args.v4.ucEncoderMode = atombios_get_encoder_mode(encoder);
959 if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode))
960 args.v4.ucLaneNum = dp_lane_count;
961 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
962 args.v4.ucLaneNum = 8;
964 args.v4.ucLaneNum = 4;
966 if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode)) {
967 if (dp_clock == 540000)
968 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_5_40GHZ;
969 else if (dp_clock == 324000)
970 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_3_24GHZ;
971 else if (dp_clock == 270000)
972 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_2_70GHZ;
974 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_1_62GHZ;
977 if (enc_override != -1)
978 args.v4.acConfig.ucDigSel = enc_override;
980 args.v4.acConfig.ucDigSel = dig->dig_encoder;
981 args.v4.ucBitPerColor = radeon_atom_get_bpc(encoder);
982 if (hpd_id == RADEON_HPD_NONE)
983 args.v4.ucHPD_ID = 0;
985 args.v4.ucHPD_ID = hpd_id + 1;
988 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
993 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
997 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1002 atombios_dig_encoder_setup(struct drm_encoder *encoder, int action, int panel_mode)
1004 atombios_dig_encoder_setup2(encoder, action, panel_mode, -1);
1007 union dig_transmitter_control {
1008 DIG_TRANSMITTER_CONTROL_PS_ALLOCATION v1;
1009 DIG_TRANSMITTER_CONTROL_PARAMETERS_V2 v2;
1010 DIG_TRANSMITTER_CONTROL_PARAMETERS_V3 v3;
1011 DIG_TRANSMITTER_CONTROL_PARAMETERS_V4 v4;
1012 DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5 v5;
1016 atombios_dig_transmitter_setup2(struct drm_encoder *encoder, int action, uint8_t lane_num, uint8_t lane_set, int fe)
1018 struct drm_device *dev = encoder->dev;
1019 struct radeon_device *rdev = dev->dev_private;
1020 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1021 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
1022 struct drm_connector *connector;
1023 union dig_transmitter_control args;
1029 int dp_lane_count = 0;
1030 int connector_object_id = 0;
1031 int igp_lane_info = 0;
1032 int dig_encoder = dig->dig_encoder;
1033 int hpd_id = RADEON_HPD_NONE;
1035 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1036 connector = radeon_get_connector_for_encoder_init(encoder);
1037 /* just needed to avoid bailing in the encoder check. the encoder
1038 * isn't used for init
1042 connector = radeon_get_connector_for_encoder(encoder);
1045 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1046 struct radeon_connector_atom_dig *dig_connector =
1047 radeon_connector->con_priv;
1049 hpd_id = radeon_connector->hpd.hpd;
1050 dp_clock = dig_connector->dp_clock;
1051 dp_lane_count = dig_connector->dp_lane_count;
1052 connector_object_id =
1053 (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
1054 igp_lane_info = dig_connector->igp_lane_info;
1057 if (encoder->crtc) {
1058 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1059 pll_id = radeon_crtc->pll_id;
1062 /* no dig encoder assigned */
1063 if (dig_encoder == -1)
1066 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)))
1069 memset(&args, 0, sizeof(args));
1071 switch (radeon_encoder->encoder_id) {
1072 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1073 index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl);
1075 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1076 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1077 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1078 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
1079 index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl);
1081 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1082 index = GetIndexIntoMasterTable(COMMAND, LVTMATransmitterControl);
1086 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1093 args.v1.ucAction = action;
1094 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1095 args.v1.usInitInfo = cpu_to_le16(connector_object_id);
1096 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1097 args.v1.asMode.ucLaneSel = lane_num;
1098 args.v1.asMode.ucLaneSet = lane_set;
1101 args.v1.usPixelClock = cpu_to_le16(dp_clock / 10);
1102 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1103 args.v1.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1105 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1108 args.v1.ucConfig = ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL;
1111 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER;
1113 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER;
1115 if ((rdev->flags & RADEON_IS_IGP) &&
1116 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY)) {
1118 !radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) {
1119 if (igp_lane_info & 0x1)
1120 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_3;
1121 else if (igp_lane_info & 0x2)
1122 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_4_7;
1123 else if (igp_lane_info & 0x4)
1124 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_11;
1125 else if (igp_lane_info & 0x8)
1126 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_12_15;
1128 if (igp_lane_info & 0x3)
1129 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_7;
1130 else if (igp_lane_info & 0xc)
1131 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_15;
1136 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKB;
1138 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKA;
1141 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT;
1142 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1143 if (dig->coherent_mode)
1144 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT;
1145 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1146 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_8LANE_LINK;
1150 args.v2.ucAction = action;
1151 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1152 args.v2.usInitInfo = cpu_to_le16(connector_object_id);
1153 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1154 args.v2.asMode.ucLaneSel = lane_num;
1155 args.v2.asMode.ucLaneSet = lane_set;
1158 args.v2.usPixelClock = cpu_to_le16(dp_clock / 10);
1159 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1160 args.v2.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1162 args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1165 args.v2.acConfig.ucEncoderSel = dig_encoder;
1167 args.v2.acConfig.ucLinkSel = 1;
1169 switch (radeon_encoder->encoder_id) {
1170 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1171 args.v2.acConfig.ucTransmitterSel = 0;
1173 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1174 args.v2.acConfig.ucTransmitterSel = 1;
1176 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1177 args.v2.acConfig.ucTransmitterSel = 2;
1182 args.v2.acConfig.fCoherentMode = 1;
1183 args.v2.acConfig.fDPConnector = 1;
1184 } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1185 if (dig->coherent_mode)
1186 args.v2.acConfig.fCoherentMode = 1;
1187 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1188 args.v2.acConfig.fDualLinkConnector = 1;
1192 args.v3.ucAction = action;
1193 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1194 args.v3.usInitInfo = cpu_to_le16(connector_object_id);
1195 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1196 args.v3.asMode.ucLaneSel = lane_num;
1197 args.v3.asMode.ucLaneSet = lane_set;
1200 args.v3.usPixelClock = cpu_to_le16(dp_clock / 10);
1201 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1202 args.v3.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1204 args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1208 args.v3.ucLaneNum = dp_lane_count;
1209 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1210 args.v3.ucLaneNum = 8;
1212 args.v3.ucLaneNum = 4;
1215 args.v3.acConfig.ucLinkSel = 1;
1216 if (dig_encoder & 1)
1217 args.v3.acConfig.ucEncoderSel = 1;
1219 /* Select the PLL for the PHY
1220 * DP PHY should be clocked from external src if there is
1223 /* On DCE4, if there is an external clock, it generates the DP ref clock */
1224 if (is_dp && rdev->clock.dp_extclk)
1225 args.v3.acConfig.ucRefClkSource = 2; /* external src */
1227 args.v3.acConfig.ucRefClkSource = pll_id;
1229 switch (radeon_encoder->encoder_id) {
1230 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1231 args.v3.acConfig.ucTransmitterSel = 0;
1233 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1234 args.v3.acConfig.ucTransmitterSel = 1;
1236 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1237 args.v3.acConfig.ucTransmitterSel = 2;
1242 args.v3.acConfig.fCoherentMode = 1; /* DP requires coherent */
1243 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1244 if (dig->coherent_mode)
1245 args.v3.acConfig.fCoherentMode = 1;
1246 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1247 args.v3.acConfig.fDualLinkConnector = 1;
1251 args.v4.ucAction = action;
1252 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1253 args.v4.usInitInfo = cpu_to_le16(connector_object_id);
1254 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1255 args.v4.asMode.ucLaneSel = lane_num;
1256 args.v4.asMode.ucLaneSet = lane_set;
1259 args.v4.usPixelClock = cpu_to_le16(dp_clock / 10);
1260 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1261 args.v4.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1263 args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1267 args.v4.ucLaneNum = dp_lane_count;
1268 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1269 args.v4.ucLaneNum = 8;
1271 args.v4.ucLaneNum = 4;
1274 args.v4.acConfig.ucLinkSel = 1;
1275 if (dig_encoder & 1)
1276 args.v4.acConfig.ucEncoderSel = 1;
1278 /* Select the PLL for the PHY
1279 * DP PHY should be clocked from external src if there is
1282 /* On DCE5 DCPLL usually generates the DP ref clock */
1284 if (rdev->clock.dp_extclk)
1285 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_EXTCLK;
1287 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_DCPLL;
1289 args.v4.acConfig.ucRefClkSource = pll_id;
1291 switch (radeon_encoder->encoder_id) {
1292 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1293 args.v4.acConfig.ucTransmitterSel = 0;
1295 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1296 args.v4.acConfig.ucTransmitterSel = 1;
1298 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1299 args.v4.acConfig.ucTransmitterSel = 2;
1304 args.v4.acConfig.fCoherentMode = 1; /* DP requires coherent */
1305 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1306 if (dig->coherent_mode)
1307 args.v4.acConfig.fCoherentMode = 1;
1308 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1309 args.v4.acConfig.fDualLinkConnector = 1;
1313 args.v5.ucAction = action;
1315 args.v5.usSymClock = cpu_to_le16(dp_clock / 10);
1317 args.v5.usSymClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1319 switch (radeon_encoder->encoder_id) {
1320 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1322 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYB;
1324 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYA;
1326 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1328 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYD;
1330 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYC;
1332 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1334 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYF;
1336 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYE;
1338 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
1339 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYG;
1343 args.v5.ucLaneNum = dp_lane_count;
1344 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1345 args.v5.ucLaneNum = 8;
1347 args.v5.ucLaneNum = 4;
1348 args.v5.ucConnObjId = connector_object_id;
1349 args.v5.ucDigMode = atombios_get_encoder_mode(encoder);
1351 if (is_dp && rdev->clock.dp_extclk)
1352 args.v5.asConfig.ucPhyClkSrcId = ENCODER_REFCLK_SRC_EXTCLK;
1354 args.v5.asConfig.ucPhyClkSrcId = pll_id;
1357 args.v5.asConfig.ucCoherentMode = 1; /* DP requires coherent */
1358 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1359 if (dig->coherent_mode)
1360 args.v5.asConfig.ucCoherentMode = 1;
1362 if (hpd_id == RADEON_HPD_NONE)
1363 args.v5.asConfig.ucHPDSel = 0;
1365 args.v5.asConfig.ucHPDSel = hpd_id + 1;
1366 args.v5.ucDigEncoderSel = (fe != -1) ? (1 << fe) : (1 << dig_encoder);
1367 args.v5.ucDPLaneSet = lane_set;
1370 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
1375 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
1379 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1383 atombios_dig_transmitter_setup(struct drm_encoder *encoder, int action, uint8_t lane_num, uint8_t lane_set)
1385 atombios_dig_transmitter_setup2(encoder, action, lane_num, lane_set, -1);
1389 atombios_set_edp_panel_power(struct drm_connector *connector, int action)
1391 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1392 struct drm_device *dev = radeon_connector->base.dev;
1393 struct radeon_device *rdev = dev->dev_private;
1394 union dig_transmitter_control args;
1395 int index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl);
1398 if (connector->connector_type != DRM_MODE_CONNECTOR_eDP)
1401 if (!ASIC_IS_DCE4(rdev))
1404 if ((action != ATOM_TRANSMITTER_ACTION_POWER_ON) &&
1405 (action != ATOM_TRANSMITTER_ACTION_POWER_OFF))
1408 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1411 memset(&args, 0, sizeof(args));
1413 args.v1.ucAction = action;
1415 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1417 /* wait for the panel to power up */
1418 if (action == ATOM_TRANSMITTER_ACTION_POWER_ON) {
1421 for (i = 0; i < 300; i++) {
1422 if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd))
1432 union external_encoder_control {
1433 EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION v1;
1434 EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3 v3;
1438 atombios_external_encoder_setup(struct drm_encoder *encoder,
1439 struct drm_encoder *ext_encoder,
1442 struct drm_device *dev = encoder->dev;
1443 struct radeon_device *rdev = dev->dev_private;
1444 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1445 struct radeon_encoder *ext_radeon_encoder = to_radeon_encoder(ext_encoder);
1446 union external_encoder_control args;
1447 struct drm_connector *connector;
1448 int index = GetIndexIntoMasterTable(COMMAND, ExternalEncoderControl);
1451 int dp_lane_count = 0;
1452 int connector_object_id = 0;
1453 u32 ext_enum = (ext_radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT;
1455 if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT)
1456 connector = radeon_get_connector_for_encoder_init(encoder);
1458 connector = radeon_get_connector_for_encoder(encoder);
1461 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1462 struct radeon_connector_atom_dig *dig_connector =
1463 radeon_connector->con_priv;
1465 dp_clock = dig_connector->dp_clock;
1466 dp_lane_count = dig_connector->dp_lane_count;
1467 connector_object_id =
1468 (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
1471 memset(&args, 0, sizeof(args));
1473 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1478 /* no params on frev 1 */
1484 args.v1.sDigEncoder.ucAction = action;
1485 args.v1.sDigEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1486 args.v1.sDigEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder);
1488 if (ENCODER_MODE_IS_DP(args.v1.sDigEncoder.ucEncoderMode)) {
1489 if (dp_clock == 270000)
1490 args.v1.sDigEncoder.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ;
1491 args.v1.sDigEncoder.ucLaneNum = dp_lane_count;
1492 } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1493 args.v1.sDigEncoder.ucLaneNum = 8;
1495 args.v1.sDigEncoder.ucLaneNum = 4;
1498 args.v3.sExtEncoder.ucAction = action;
1499 if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT)
1500 args.v3.sExtEncoder.usConnectorId = cpu_to_le16(connector_object_id);
1502 args.v3.sExtEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1503 args.v3.sExtEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder);
1505 if (ENCODER_MODE_IS_DP(args.v3.sExtEncoder.ucEncoderMode)) {
1506 if (dp_clock == 270000)
1507 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ;
1508 else if (dp_clock == 540000)
1509 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ;
1510 args.v3.sExtEncoder.ucLaneNum = dp_lane_count;
1511 } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
1512 args.v3.sExtEncoder.ucLaneNum = 8;
1514 args.v3.sExtEncoder.ucLaneNum = 4;
1516 case GRAPH_OBJECT_ENUM_ID1:
1517 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER1;
1519 case GRAPH_OBJECT_ENUM_ID2:
1520 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER2;
1522 case GRAPH_OBJECT_ENUM_ID3:
1523 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER3;
1526 args.v3.sExtEncoder.ucBitPerColor = radeon_atom_get_bpc(encoder);
1529 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
1534 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
1537 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1541 atombios_yuv_setup(struct drm_encoder *encoder, bool enable)
1543 struct drm_device *dev = encoder->dev;
1544 struct radeon_device *rdev = dev->dev_private;
1545 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1546 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1547 ENABLE_YUV_PS_ALLOCATION args;
1548 int index = GetIndexIntoMasterTable(COMMAND, EnableYUV);
1551 memset(&args, 0, sizeof(args));
1553 if (rdev->family >= CHIP_R600)
1554 reg = R600_BIOS_3_SCRATCH;
1556 reg = RADEON_BIOS_3_SCRATCH;
1558 /* XXX: fix up scratch reg handling */
1560 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1561 WREG32(reg, (ATOM_S3_TV1_ACTIVE |
1562 (radeon_crtc->crtc_id << 18)));
1563 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1564 WREG32(reg, (ATOM_S3_CV_ACTIVE | (radeon_crtc->crtc_id << 24)));
1569 args.ucEnable = ATOM_ENABLE;
1570 args.ucCRTC = radeon_crtc->crtc_id;
1572 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1578 radeon_atom_encoder_dpms_avivo(struct drm_encoder *encoder, int mode)
1580 struct drm_device *dev = encoder->dev;
1581 struct radeon_device *rdev = dev->dev_private;
1582 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1583 DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args;
1586 memset(&args, 0, sizeof(args));
1588 switch (radeon_encoder->encoder_id) {
1589 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1590 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1591 index = GetIndexIntoMasterTable(COMMAND, TMDSAOutputControl);
1593 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1594 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1595 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1596 index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl);
1598 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1599 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
1601 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1602 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
1603 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
1605 index = GetIndexIntoMasterTable(COMMAND, LVTMAOutputControl);
1607 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1608 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1609 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1610 index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl);
1611 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1612 index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl);
1614 index = GetIndexIntoMasterTable(COMMAND, DAC1OutputControl);
1616 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1617 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1618 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1619 index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl);
1620 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1621 index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl);
1623 index = GetIndexIntoMasterTable(COMMAND, DAC2OutputControl);
1630 case DRM_MODE_DPMS_ON:
1631 args.ucAction = ATOM_ENABLE;
1632 /* workaround for DVOOutputControl on some RS690 systems */
1633 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DDI) {
1634 u32 reg = RREG32(RADEON_BIOS_3_SCRATCH);
1635 WREG32(RADEON_BIOS_3_SCRATCH, reg & ~ATOM_S3_DFP2I_ACTIVE);
1636 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1637 WREG32(RADEON_BIOS_3_SCRATCH, reg);
1639 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1640 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1641 if (rdev->mode_info.bl_encoder) {
1642 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
1644 atombios_set_backlight_level(radeon_encoder, dig->backlight_level);
1646 args.ucAction = ATOM_LCD_BLON;
1647 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1651 case DRM_MODE_DPMS_STANDBY:
1652 case DRM_MODE_DPMS_SUSPEND:
1653 case DRM_MODE_DPMS_OFF:
1654 args.ucAction = ATOM_DISABLE;
1655 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1656 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1657 args.ucAction = ATOM_LCD_BLOFF;
1658 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1665 radeon_atom_encoder_dpms_dig(struct drm_encoder *encoder, int mode)
1667 struct drm_device *dev = encoder->dev;
1668 struct radeon_device *rdev = dev->dev_private;
1669 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1670 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
1671 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
1672 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
1673 struct radeon_connector *radeon_connector = NULL;
1674 struct radeon_connector_atom_dig *radeon_dig_connector = NULL;
1675 bool travis_quirk = false;
1678 radeon_connector = to_radeon_connector(connector);
1679 radeon_dig_connector = radeon_connector->con_priv;
1680 if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) ==
1681 ENCODER_OBJECT_ID_TRAVIS) &&
1682 (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) &&
1683 !ASIC_IS_DCE5(rdev))
1684 travis_quirk = true;
1688 case DRM_MODE_DPMS_ON:
1689 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {
1691 dig->panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE;
1693 dig->panel_mode = radeon_dp_get_panel_mode(encoder, connector);
1695 /* setup and enable the encoder */
1696 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0);
1697 atombios_dig_encoder_setup(encoder,
1698 ATOM_ENCODER_CMD_SETUP_PANEL_MODE,
1701 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev))
1702 atombios_external_encoder_setup(encoder, ext_encoder,
1703 EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP);
1705 } else if (ASIC_IS_DCE4(rdev)) {
1706 /* setup and enable the encoder */
1707 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0);
1709 /* setup and enable the encoder and transmitter */
1710 atombios_dig_encoder_setup(encoder, ATOM_ENABLE, 0);
1711 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_SETUP, 0, 0);
1713 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
1714 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
1715 atombios_set_edp_panel_power(connector,
1716 ATOM_TRANSMITTER_ACTION_POWER_ON);
1717 radeon_dig_connector->edp_on = true;
1720 /* enable the transmitter */
1721 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_ENABLE, 0, 0);
1722 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
1723 /* DP_SET_POWER_D0 is set in radeon_dp_link_train */
1724 radeon_dp_link_train(encoder, connector);
1725 if (ASIC_IS_DCE4(rdev))
1726 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_ON, 0);
1728 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1729 if (rdev->mode_info.bl_encoder)
1730 atombios_set_backlight_level(radeon_encoder, dig->backlight_level);
1732 atombios_dig_transmitter_setup(encoder,
1733 ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0);
1736 atombios_external_encoder_setup(encoder, ext_encoder, ATOM_ENABLE);
1738 case DRM_MODE_DPMS_STANDBY:
1739 case DRM_MODE_DPMS_SUSPEND:
1740 case DRM_MODE_DPMS_OFF:
1742 /* don't power off encoders with active MST links */
1743 if (dig->active_mst_links)
1746 if (ASIC_IS_DCE4(rdev)) {
1747 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector)
1748 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_OFF, 0);
1751 atombios_external_encoder_setup(encoder, ext_encoder, ATOM_DISABLE);
1752 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
1753 atombios_dig_transmitter_setup(encoder,
1754 ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0);
1756 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) &&
1757 connector && !travis_quirk)
1758 radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3);
1759 if (ASIC_IS_DCE4(rdev)) {
1760 /* disable the transmitter */
1761 atombios_dig_transmitter_setup(encoder,
1762 ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0);
1764 /* disable the encoder and transmitter */
1765 atombios_dig_transmitter_setup(encoder,
1766 ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0);
1767 atombios_dig_encoder_setup(encoder, ATOM_DISABLE, 0);
1769 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
1771 radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3);
1772 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
1773 atombios_set_edp_panel_power(connector,
1774 ATOM_TRANSMITTER_ACTION_POWER_OFF);
1775 radeon_dig_connector->edp_on = false;
1783 radeon_atom_encoder_dpms(struct drm_encoder *encoder, int mode)
1785 struct drm_device *dev = encoder->dev;
1786 struct radeon_device *rdev = dev->dev_private;
1787 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1788 int encoder_mode = atombios_get_encoder_mode(encoder);
1790 DRM_DEBUG_KMS("encoder dpms %d to mode %d, devices %08x, active_devices %08x\n",
1791 radeon_encoder->encoder_id, mode, radeon_encoder->devices,
1792 radeon_encoder->active_device);
1794 if ((radeon_audio != 0) &&
1795 ((encoder_mode == ATOM_ENCODER_MODE_HDMI) ||
1796 ENCODER_MODE_IS_DP(encoder_mode)))
1797 radeon_audio_dpms(encoder, mode);
1799 switch (radeon_encoder->encoder_id) {
1800 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1801 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1802 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1803 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1804 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1805 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1806 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1807 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1808 radeon_atom_encoder_dpms_avivo(encoder, mode);
1810 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1811 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1812 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1813 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
1814 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1815 radeon_atom_encoder_dpms_dig(encoder, mode);
1817 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1818 if (ASIC_IS_DCE5(rdev)) {
1820 case DRM_MODE_DPMS_ON:
1821 atombios_dvo_setup(encoder, ATOM_ENABLE);
1823 case DRM_MODE_DPMS_STANDBY:
1824 case DRM_MODE_DPMS_SUSPEND:
1825 case DRM_MODE_DPMS_OFF:
1826 atombios_dvo_setup(encoder, ATOM_DISABLE);
1829 } else if (ASIC_IS_DCE3(rdev))
1830 radeon_atom_encoder_dpms_dig(encoder, mode);
1832 radeon_atom_encoder_dpms_avivo(encoder, mode);
1834 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1835 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1836 if (ASIC_IS_DCE5(rdev)) {
1838 case DRM_MODE_DPMS_ON:
1839 atombios_dac_setup(encoder, ATOM_ENABLE);
1841 case DRM_MODE_DPMS_STANDBY:
1842 case DRM_MODE_DPMS_SUSPEND:
1843 case DRM_MODE_DPMS_OFF:
1844 atombios_dac_setup(encoder, ATOM_DISABLE);
1848 radeon_atom_encoder_dpms_avivo(encoder, mode);
1854 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1858 union crtc_source_param {
1859 SELECT_CRTC_SOURCE_PS_ALLOCATION v1;
1860 SELECT_CRTC_SOURCE_PARAMETERS_V2 v2;
1864 atombios_set_encoder_crtc_source(struct drm_encoder *encoder)
1866 struct drm_device *dev = encoder->dev;
1867 struct radeon_device *rdev = dev->dev_private;
1868 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1869 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1870 union crtc_source_param args;
1871 int index = GetIndexIntoMasterTable(COMMAND, SelectCRTC_Source);
1873 struct radeon_encoder_atom_dig *dig;
1875 memset(&args, 0, sizeof(args));
1877 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1885 if (ASIC_IS_AVIVO(rdev))
1886 args.v1.ucCRTC = radeon_crtc->crtc_id;
1888 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1)
1889 args.v1.ucCRTC = radeon_crtc->crtc_id;
1891 args.v1.ucCRTC = radeon_crtc->crtc_id << 2;
1893 switch (radeon_encoder->encoder_id) {
1894 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1895 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1896 args.v1.ucDevice = ATOM_DEVICE_DFP1_INDEX;
1898 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1899 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1900 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT)
1901 args.v1.ucDevice = ATOM_DEVICE_LCD1_INDEX;
1903 args.v1.ucDevice = ATOM_DEVICE_DFP3_INDEX;
1905 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1906 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1907 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1908 args.v1.ucDevice = ATOM_DEVICE_DFP2_INDEX;
1910 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1911 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1912 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1913 args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX;
1914 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1915 args.v1.ucDevice = ATOM_DEVICE_CV_INDEX;
1917 args.v1.ucDevice = ATOM_DEVICE_CRT1_INDEX;
1919 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1920 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1921 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1922 args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX;
1923 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1924 args.v1.ucDevice = ATOM_DEVICE_CV_INDEX;
1926 args.v1.ucDevice = ATOM_DEVICE_CRT2_INDEX;
1931 args.v2.ucCRTC = radeon_crtc->crtc_id;
1932 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE) {
1933 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
1935 if (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)
1936 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS;
1937 else if (connector->connector_type == DRM_MODE_CONNECTOR_VGA)
1938 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_CRT;
1940 args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder);
1941 } else if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1942 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS;
1944 args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder);
1946 switch (radeon_encoder->encoder_id) {
1947 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1948 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1949 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1950 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
1951 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1952 dig = radeon_encoder->enc_priv;
1953 switch (dig->dig_encoder) {
1955 args.v2.ucEncoderID = ASIC_INT_DIG1_ENCODER_ID;
1958 args.v2.ucEncoderID = ASIC_INT_DIG2_ENCODER_ID;
1961 args.v2.ucEncoderID = ASIC_INT_DIG3_ENCODER_ID;
1964 args.v2.ucEncoderID = ASIC_INT_DIG4_ENCODER_ID;
1967 args.v2.ucEncoderID = ASIC_INT_DIG5_ENCODER_ID;
1970 args.v2.ucEncoderID = ASIC_INT_DIG6_ENCODER_ID;
1973 args.v2.ucEncoderID = ASIC_INT_DIG7_ENCODER_ID;
1977 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1978 args.v2.ucEncoderID = ASIC_INT_DVO_ENCODER_ID;
1980 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1981 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1982 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1983 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1984 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1986 args.v2.ucEncoderID = ASIC_INT_DAC1_ENCODER_ID;
1988 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1989 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1990 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1991 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1992 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1994 args.v2.ucEncoderID = ASIC_INT_DAC2_ENCODER_ID;
2001 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
2005 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
2007 /* update scratch regs with new routing */
2008 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
2012 atombios_set_mst_encoder_crtc_source(struct drm_encoder *encoder, int fe)
2014 struct drm_device *dev = encoder->dev;
2015 struct radeon_device *rdev = dev->dev_private;
2016 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
2017 int index = GetIndexIntoMasterTable(COMMAND, SelectCRTC_Source);
2019 union crtc_source_param args;
2021 memset(&args, 0, sizeof(args));
2023 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
2026 if (frev != 1 && crev != 2)
2027 DRM_ERROR("Unknown table for MST %d, %d\n", frev, crev);
2029 args.v2.ucCRTC = radeon_crtc->crtc_id;
2030 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_DP_MST;
2034 args.v2.ucEncoderID = ASIC_INT_DIG1_ENCODER_ID;
2037 args.v2.ucEncoderID = ASIC_INT_DIG2_ENCODER_ID;
2040 args.v2.ucEncoderID = ASIC_INT_DIG3_ENCODER_ID;
2043 args.v2.ucEncoderID = ASIC_INT_DIG4_ENCODER_ID;
2046 args.v2.ucEncoderID = ASIC_INT_DIG5_ENCODER_ID;
2049 args.v2.ucEncoderID = ASIC_INT_DIG6_ENCODER_ID;
2052 args.v2.ucEncoderID = ASIC_INT_DIG7_ENCODER_ID;
2055 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
2059 atombios_apply_encoder_quirks(struct drm_encoder *encoder,
2060 struct drm_display_mode *mode)
2062 struct drm_device *dev = encoder->dev;
2063 struct radeon_device *rdev = dev->dev_private;
2064 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2065 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
2067 /* Funky macbooks */
2068 if ((dev->pdev->device == 0x71C5) &&
2069 (dev->pdev->subsystem_vendor == 0x106b) &&
2070 (dev->pdev->subsystem_device == 0x0080)) {
2071 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
2072 uint32_t lvtma_bit_depth_control = RREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL);
2074 lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN;
2075 lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN;
2077 WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, lvtma_bit_depth_control);
2081 /* set scaler clears this on some chips */
2082 if (ASIC_IS_AVIVO(rdev) &&
2083 (!(radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)))) {
2084 if (ASIC_IS_DCE8(rdev)) {
2085 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2086 WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset,
2089 WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
2090 } else if (ASIC_IS_DCE4(rdev)) {
2091 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2092 WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset,
2093 EVERGREEN_INTERLEAVE_EN);
2095 WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
2097 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2098 WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset,
2099 AVIVO_D1MODE_INTERLEAVE_EN);
2101 WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
2106 void radeon_atom_release_dig_encoder(struct radeon_device *rdev, int enc_idx)
2110 rdev->mode_info.active_encoders &= ~(1 << enc_idx);
2113 int radeon_atom_pick_dig_encoder(struct drm_encoder *encoder, int fe_idx)
2115 struct drm_device *dev = encoder->dev;
2116 struct radeon_device *rdev = dev->dev_private;
2117 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
2118 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2119 struct drm_encoder *test_encoder;
2120 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
2121 uint32_t dig_enc_in_use = 0;
2128 if (ASIC_IS_DCE6(rdev)) {
2130 switch (radeon_encoder->encoder_id) {
2131 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2137 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2143 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2149 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2154 } else if (ASIC_IS_DCE4(rdev)) {
2156 if (ASIC_IS_DCE41(rdev) && !ASIC_IS_DCE61(rdev)) {
2157 /* ontario follows DCE4 */
2158 if (rdev->family == CHIP_PALM) {
2164 /* llano follows DCE3.2 */
2165 enc_idx = radeon_crtc->crtc_id;
2167 switch (radeon_encoder->encoder_id) {
2168 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2174 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2180 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2192 * On DCE32 any encoder can drive any block so usually just use crtc id,
2193 * but Apple thinks different at least on iMac10,1, so there use linkb,
2194 * otherwise the internal eDP panel will stay dark.
2196 if (ASIC_IS_DCE32(rdev)) {
2197 if (dmi_match(DMI_PRODUCT_NAME, "iMac10,1"))
2198 enc_idx = (dig->linkb) ? 1 : 0;
2200 enc_idx = radeon_crtc->crtc_id;
2205 /* on DCE3 - LVTMA can only be driven by DIGB */
2206 list_for_each_entry(test_encoder, &dev->mode_config.encoder_list, head) {
2207 struct radeon_encoder *radeon_test_encoder;
2209 if (encoder == test_encoder)
2212 if (!radeon_encoder_is_digital(test_encoder))
2215 radeon_test_encoder = to_radeon_encoder(test_encoder);
2216 dig = radeon_test_encoder->enc_priv;
2218 if (dig->dig_encoder >= 0)
2219 dig_enc_in_use |= (1 << dig->dig_encoder);
2222 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA) {
2223 if (dig_enc_in_use & 0x2)
2224 DRM_ERROR("LVDS required digital encoder 2 but it was in use - stealing\n");
2227 if (!(dig_enc_in_use & 1))
2232 if (enc_idx == -1) {
2233 DRM_ERROR("Got encoder index incorrect - returning 0\n");
2236 if (rdev->mode_info.active_encoders & (1 << enc_idx))
2237 DRM_ERROR("chosen encoder in use %d\n", enc_idx);
2239 rdev->mode_info.active_encoders |= (1 << enc_idx);
2243 /* This only needs to be called once at startup */
2245 radeon_atom_encoder_init(struct radeon_device *rdev)
2247 struct drm_device *dev = rdev->ddev;
2248 struct drm_encoder *encoder;
2250 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2251 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2252 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2254 switch (radeon_encoder->encoder_id) {
2255 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2256 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2257 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2258 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2259 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2260 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_INIT, 0, 0);
2266 if (ext_encoder && (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev)))
2267 atombios_external_encoder_setup(encoder, ext_encoder,
2268 EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT);
2273 radeon_atom_encoder_mode_set(struct drm_encoder *encoder,
2274 struct drm_display_mode *mode,
2275 struct drm_display_mode *adjusted_mode)
2277 struct drm_device *dev = encoder->dev;
2278 struct radeon_device *rdev = dev->dev_private;
2279 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2280 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
2283 radeon_encoder->pixel_clock = adjusted_mode->clock;
2285 /* need to call this here rather than in prepare() since we need some crtc info */
2286 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
2288 if (ASIC_IS_AVIVO(rdev) && !ASIC_IS_DCE4(rdev)) {
2289 if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT | ATOM_DEVICE_TV_SUPPORT))
2290 atombios_yuv_setup(encoder, true);
2292 atombios_yuv_setup(encoder, false);
2295 switch (radeon_encoder->encoder_id) {
2296 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2297 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2298 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2299 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2300 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_ENABLE);
2302 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2303 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2304 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2305 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2306 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2307 /* handled in dpms */
2309 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2310 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2311 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2312 atombios_dvo_setup(encoder, ATOM_ENABLE);
2314 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2315 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2316 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2317 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2318 atombios_dac_setup(encoder, ATOM_ENABLE);
2319 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) {
2320 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
2321 atombios_tv_setup(encoder, ATOM_ENABLE);
2323 atombios_tv_setup(encoder, ATOM_DISABLE);
2328 atombios_apply_encoder_quirks(encoder, adjusted_mode);
2330 encoder_mode = atombios_get_encoder_mode(encoder);
2331 if (connector && (radeon_audio != 0) &&
2332 ((encoder_mode == ATOM_ENCODER_MODE_HDMI) ||
2333 ENCODER_MODE_IS_DP(encoder_mode)))
2334 radeon_audio_mode_set(encoder, adjusted_mode);
2338 atombios_dac_load_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2340 struct drm_device *dev = encoder->dev;
2341 struct radeon_device *rdev = dev->dev_private;
2342 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2343 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2345 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT |
2346 ATOM_DEVICE_CV_SUPPORT |
2347 ATOM_DEVICE_CRT_SUPPORT)) {
2348 DAC_LOAD_DETECTION_PS_ALLOCATION args;
2349 int index = GetIndexIntoMasterTable(COMMAND, DAC_LoadDetection);
2352 memset(&args, 0, sizeof(args));
2354 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
2357 args.sDacload.ucMisc = 0;
2359 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1) ||
2360 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1))
2361 args.sDacload.ucDacType = ATOM_DAC_A;
2363 args.sDacload.ucDacType = ATOM_DAC_B;
2365 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)
2366 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT1_SUPPORT);
2367 else if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)
2368 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT2_SUPPORT);
2369 else if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2370 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CV_SUPPORT);
2372 args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb;
2373 } else if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2374 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_TV1_SUPPORT);
2376 args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb;
2379 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
2386 static enum drm_connector_status
2387 radeon_atom_dac_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2389 struct drm_device *dev = encoder->dev;
2390 struct radeon_device *rdev = dev->dev_private;
2391 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2392 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2393 uint32_t bios_0_scratch;
2395 if (!atombios_dac_load_detect(encoder, connector)) {
2396 DRM_DEBUG_KMS("detect returned false \n");
2397 return connector_status_unknown;
2400 if (rdev->family >= CHIP_R600)
2401 bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);
2403 bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);
2405 DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices);
2406 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2407 if (bios_0_scratch & ATOM_S0_CRT1_MASK)
2408 return connector_status_connected;
2410 if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2411 if (bios_0_scratch & ATOM_S0_CRT2_MASK)
2412 return connector_status_connected;
2414 if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2415 if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A))
2416 return connector_status_connected;
2418 if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2419 if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A))
2420 return connector_status_connected; /* CTV */
2421 else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A))
2422 return connector_status_connected; /* STV */
2424 return connector_status_disconnected;
2427 static enum drm_connector_status
2428 radeon_atom_dig_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2430 struct drm_device *dev = encoder->dev;
2431 struct radeon_device *rdev = dev->dev_private;
2432 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2433 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2434 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2437 if (!ASIC_IS_DCE4(rdev))
2438 return connector_status_unknown;
2441 return connector_status_unknown;
2443 if ((radeon_connector->devices & ATOM_DEVICE_CRT_SUPPORT) == 0)
2444 return connector_status_unknown;
2446 /* load detect on the dp bridge */
2447 atombios_external_encoder_setup(encoder, ext_encoder,
2448 EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION);
2450 bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);
2452 DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices);
2453 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2454 if (bios_0_scratch & ATOM_S0_CRT1_MASK)
2455 return connector_status_connected;
2457 if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2458 if (bios_0_scratch & ATOM_S0_CRT2_MASK)
2459 return connector_status_connected;
2461 if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2462 if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A))
2463 return connector_status_connected;
2465 if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2466 if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A))
2467 return connector_status_connected; /* CTV */
2468 else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A))
2469 return connector_status_connected; /* STV */
2471 return connector_status_disconnected;
2475 radeon_atom_ext_encoder_setup_ddc(struct drm_encoder *encoder)
2477 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2480 /* ddc_setup on the dp bridge */
2481 atombios_external_encoder_setup(encoder, ext_encoder,
2482 EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP);
2486 static void radeon_atom_encoder_prepare(struct drm_encoder *encoder)
2488 struct radeon_device *rdev = encoder->dev->dev_private;
2489 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2490 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
2492 if ((radeon_encoder->active_device &
2493 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
2494 (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=
2495 ENCODER_OBJECT_ID_NONE)) {
2496 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
2498 if (dig->dig_encoder >= 0)
2499 radeon_atom_release_dig_encoder(rdev, dig->dig_encoder);
2500 dig->dig_encoder = radeon_atom_pick_dig_encoder(encoder, -1);
2501 if (radeon_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT) {
2502 if (rdev->family >= CHIP_R600)
2503 dig->afmt = rdev->mode_info.afmt[dig->dig_encoder];
2505 /* RS600/690/740 have only 1 afmt block */
2506 dig->afmt = rdev->mode_info.afmt[0];
2511 radeon_atom_output_lock(encoder, true);
2514 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2516 /* select the clock/data port if it uses a router */
2517 if (radeon_connector->router.cd_valid)
2518 radeon_router_select_cd_port(radeon_connector);
2520 /* turn eDP panel on for mode set */
2521 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
2522 atombios_set_edp_panel_power(connector,
2523 ATOM_TRANSMITTER_ACTION_POWER_ON);
2526 /* this is needed for the pll/ss setup to work correctly in some cases */
2527 atombios_set_encoder_crtc_source(encoder);
2528 /* set up the FMT blocks */
2529 if (ASIC_IS_DCE8(rdev))
2530 dce8_program_fmt(encoder);
2531 else if (ASIC_IS_DCE4(rdev))
2532 dce4_program_fmt(encoder);
2533 else if (ASIC_IS_DCE3(rdev))
2534 dce3_program_fmt(encoder);
2535 else if (ASIC_IS_AVIVO(rdev))
2536 avivo_program_fmt(encoder);
2539 static void radeon_atom_encoder_commit(struct drm_encoder *encoder)
2541 /* need to call this here as we need the crtc set up */
2542 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
2543 radeon_atom_output_lock(encoder, false);
2546 static void radeon_atom_encoder_disable(struct drm_encoder *encoder)
2548 struct drm_device *dev = encoder->dev;
2549 struct radeon_device *rdev = dev->dev_private;
2550 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2551 struct radeon_encoder_atom_dig *dig;
2553 /* check for pre-DCE3 cards with shared encoders;
2554 * can't really use the links individually, so don't disable
2555 * the encoder if it's in use by another connector
2557 if (!ASIC_IS_DCE3(rdev)) {
2558 struct drm_encoder *other_encoder;
2559 struct radeon_encoder *other_radeon_encoder;
2561 list_for_each_entry(other_encoder, &dev->mode_config.encoder_list, head) {
2562 other_radeon_encoder = to_radeon_encoder(other_encoder);
2563 if ((radeon_encoder->encoder_id == other_radeon_encoder->encoder_id) &&
2564 drm_helper_encoder_in_use(other_encoder))
2569 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
2571 switch (radeon_encoder->encoder_id) {
2572 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2573 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2574 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2575 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2576 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_DISABLE);
2578 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2579 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2580 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2581 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2582 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2583 /* handled in dpms */
2585 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2586 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2587 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2588 atombios_dvo_setup(encoder, ATOM_DISABLE);
2590 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2591 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2592 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2593 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2594 atombios_dac_setup(encoder, ATOM_DISABLE);
2595 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
2596 atombios_tv_setup(encoder, ATOM_DISABLE);
2601 if (radeon_encoder_is_digital(encoder)) {
2602 if (atombios_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
2603 if (rdev->asic->display.hdmi_enable)
2604 radeon_hdmi_enable(rdev, encoder, false);
2606 if (atombios_get_encoder_mode(encoder) != ATOM_ENCODER_MODE_DP_MST) {
2607 dig = radeon_encoder->enc_priv;
2608 radeon_atom_release_dig_encoder(rdev, dig->dig_encoder);
2609 dig->dig_encoder = -1;
2610 radeon_encoder->active_device = 0;
2613 radeon_encoder->active_device = 0;
2616 /* these are handled by the primary encoders */
2617 static void radeon_atom_ext_prepare(struct drm_encoder *encoder)
2622 static void radeon_atom_ext_commit(struct drm_encoder *encoder)
2628 radeon_atom_ext_mode_set(struct drm_encoder *encoder,
2629 struct drm_display_mode *mode,
2630 struct drm_display_mode *adjusted_mode)
2635 static void radeon_atom_ext_disable(struct drm_encoder *encoder)
2641 radeon_atom_ext_dpms(struct drm_encoder *encoder, int mode)
2646 static const struct drm_encoder_helper_funcs radeon_atom_ext_helper_funcs = {
2647 .dpms = radeon_atom_ext_dpms,
2648 .prepare = radeon_atom_ext_prepare,
2649 .mode_set = radeon_atom_ext_mode_set,
2650 .commit = radeon_atom_ext_commit,
2651 .disable = radeon_atom_ext_disable,
2652 /* no detect for TMDS/LVDS yet */
2655 static const struct drm_encoder_helper_funcs radeon_atom_dig_helper_funcs = {
2656 .dpms = radeon_atom_encoder_dpms,
2657 .mode_fixup = radeon_atom_mode_fixup,
2658 .prepare = radeon_atom_encoder_prepare,
2659 .mode_set = radeon_atom_encoder_mode_set,
2660 .commit = radeon_atom_encoder_commit,
2661 .disable = radeon_atom_encoder_disable,
2662 .detect = radeon_atom_dig_detect,
2665 static const struct drm_encoder_helper_funcs radeon_atom_dac_helper_funcs = {
2666 .dpms = radeon_atom_encoder_dpms,
2667 .mode_fixup = radeon_atom_mode_fixup,
2668 .prepare = radeon_atom_encoder_prepare,
2669 .mode_set = radeon_atom_encoder_mode_set,
2670 .commit = radeon_atom_encoder_commit,
2671 .detect = radeon_atom_dac_detect,
2674 void radeon_enc_destroy(struct drm_encoder *encoder)
2676 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2677 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
2678 radeon_atom_backlight_exit(radeon_encoder);
2679 kfree(radeon_encoder->enc_priv);
2680 drm_encoder_cleanup(encoder);
2681 kfree(radeon_encoder);
2684 static const struct drm_encoder_funcs radeon_atom_enc_funcs = {
2685 .destroy = radeon_enc_destroy,
2688 static struct radeon_encoder_atom_dac *
2689 radeon_atombios_set_dac_info(struct radeon_encoder *radeon_encoder)
2691 struct drm_device *dev = radeon_encoder->base.dev;
2692 struct radeon_device *rdev = dev->dev_private;
2693 struct radeon_encoder_atom_dac *dac = kzalloc(sizeof(struct radeon_encoder_atom_dac), GFP_KERNEL);
2698 dac->tv_std = radeon_atombios_get_tv_info(rdev);
2702 static struct radeon_encoder_atom_dig *
2703 radeon_atombios_set_dig_info(struct radeon_encoder *radeon_encoder)
2705 int encoder_enum = (radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT;
2706 struct radeon_encoder_atom_dig *dig = kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL);
2711 /* coherent mode by default */
2712 dig->coherent_mode = true;
2713 dig->dig_encoder = -1;
2715 if (encoder_enum == 2)
2724 radeon_add_atom_encoder(struct drm_device *dev,
2725 uint32_t encoder_enum,
2726 uint32_t supported_device,
2729 struct radeon_device *rdev = dev->dev_private;
2730 struct drm_encoder *encoder;
2731 struct radeon_encoder *radeon_encoder;
2733 /* see if we already added it */
2734 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2735 radeon_encoder = to_radeon_encoder(encoder);
2736 if (radeon_encoder->encoder_enum == encoder_enum) {
2737 radeon_encoder->devices |= supported_device;
2744 radeon_encoder = kzalloc(sizeof(struct radeon_encoder), GFP_KERNEL);
2745 if (!radeon_encoder)
2748 encoder = &radeon_encoder->base;
2749 switch (rdev->num_crtc) {
2751 encoder->possible_crtcs = 0x1;
2755 encoder->possible_crtcs = 0x3;
2758 encoder->possible_crtcs = 0xf;
2761 encoder->possible_crtcs = 0x3f;
2765 radeon_encoder->enc_priv = NULL;
2767 radeon_encoder->encoder_enum = encoder_enum;
2768 radeon_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
2769 radeon_encoder->devices = supported_device;
2770 radeon_encoder->rmx_type = RMX_OFF;
2771 radeon_encoder->underscan_type = UNDERSCAN_OFF;
2772 radeon_encoder->is_ext_encoder = false;
2773 radeon_encoder->caps = caps;
2775 switch (radeon_encoder->encoder_id) {
2776 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2777 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2778 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2779 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2780 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
2781 radeon_encoder->rmx_type = RMX_FULL;
2782 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2783 DRM_MODE_ENCODER_LVDS, NULL);
2784 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
2786 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2787 DRM_MODE_ENCODER_TMDS, NULL);
2788 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2790 drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs);
2792 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2793 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2794 DRM_MODE_ENCODER_DAC, NULL);
2795 radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder);
2796 drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs);
2798 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2799 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2800 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2801 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2802 DRM_MODE_ENCODER_TVDAC, NULL);
2803 radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder);
2804 drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs);
2806 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2807 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2808 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2809 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2810 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2811 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2812 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2813 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2814 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
2815 radeon_encoder->rmx_type = RMX_FULL;
2816 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2817 DRM_MODE_ENCODER_LVDS, NULL);
2818 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
2819 } else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
2820 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2821 DRM_MODE_ENCODER_DAC, NULL);
2822 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2824 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2825 DRM_MODE_ENCODER_TMDS, NULL);
2826 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2828 drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs);
2830 case ENCODER_OBJECT_ID_SI170B:
2831 case ENCODER_OBJECT_ID_CH7303:
2832 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
2833 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
2834 case ENCODER_OBJECT_ID_TITFP513:
2835 case ENCODER_OBJECT_ID_VT1623:
2836 case ENCODER_OBJECT_ID_HDMI_SI1930:
2837 case ENCODER_OBJECT_ID_TRAVIS:
2838 case ENCODER_OBJECT_ID_NUTMEG:
2839 /* these are handled by the primary encoders */
2840 radeon_encoder->is_ext_encoder = true;
2841 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
2842 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2843 DRM_MODE_ENCODER_LVDS, NULL);
2844 else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
2845 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2846 DRM_MODE_ENCODER_DAC, NULL);
2848 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs,
2849 DRM_MODE_ENCODER_TMDS, NULL);
2850 drm_encoder_helper_add(encoder, &radeon_atom_ext_helper_funcs);