2 * Copyright 2012 Red Hat Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
25 #include <subdev/mc.h>
26 #include <core/option.h>
29 nouveau_mc_intr_mask(struct nouveau_mc *pmc)
31 u32 intr = nv_rd32(pmc, 0x000100);
32 if (intr == 0xffffffff) /* likely fallen off the bus */
38 nouveau_mc_intr(int irq, void *arg)
40 struct nouveau_mc *pmc = arg;
41 const struct nouveau_mc_oclass *oclass = (void *)nv_object(pmc)->oclass;
42 const struct nouveau_mc_intr *map = oclass->intr;
43 struct nouveau_subdev *unit;
46 nv_wr32(pmc, 0x000140, 0x00000000);
47 nv_rd32(pmc, 0x000140);
48 intr = nouveau_mc_intr_mask(pmc);
50 oclass->msi_rearm(pmc);
53 u32 stat = intr = nouveau_mc_intr_mask(pmc);
55 if (intr & map->stat) {
56 unit = nouveau_subdev(pmc, map->unit);
57 if (unit && unit->intr)
65 nv_error(pmc, "unknown intr 0x%08x\n", stat);
68 nv_wr32(pmc, 0x000140, 0x00000001);
69 return intr ? IRQ_HANDLED : IRQ_NONE;
73 _nouveau_mc_fini(struct nouveau_object *object, bool suspend)
75 struct nouveau_mc *pmc = (void *)object;
76 nv_wr32(pmc, 0x000140, 0x00000000);
77 return nouveau_subdev_fini(&pmc->base, suspend);
81 _nouveau_mc_init(struct nouveau_object *object)
83 struct nouveau_mc *pmc = (void *)object;
84 int ret = nouveau_subdev_init(&pmc->base);
87 nv_wr32(pmc, 0x000140, 0x00000001);
92 _nouveau_mc_dtor(struct nouveau_object *object)
94 struct nouveau_device *device = nv_device(object);
95 struct nouveau_mc *pmc = (void *)object;
96 free_irq(device->pdev->irq, pmc);
98 pci_disable_msi(device->pdev);
99 nouveau_subdev_destroy(&pmc->base);
103 nouveau_mc_create_(struct nouveau_object *parent, struct nouveau_object *engine,
104 struct nouveau_oclass *bclass, int length, void **pobject)
106 const struct nouveau_mc_oclass *oclass = (void *)bclass;
107 struct nouveau_device *device = nv_device(parent);
108 struct nouveau_mc *pmc;
111 ret = nouveau_subdev_create_(parent, engine, bclass, 0, "PMC",
112 "master", length, pobject);
117 switch (device->pdev->device & 0x0ff0) {
120 /* BR02? NFI how these would be handled yet exactly */
123 switch (device->chipset) {
124 case 0xaa: break; /* reported broken, nv also disable it */
131 pmc->use_msi = nouveau_boolopt(device->cfgopt, "NvMSI", pmc->use_msi);
132 if (pmc->use_msi && oclass->msi_rearm) {
133 pmc->use_msi = pci_enable_msi(device->pdev) == 0;
135 nv_info(pmc, "MSI interrupts enabled\n");
136 oclass->msi_rearm(pmc);
139 pmc->use_msi = false;
142 ret = request_irq(device->pdev->irq, nouveau_mc_intr,
143 IRQF_SHARED, "nouveau", pmc);