2 * Copyright(c) 2011-2016 Intel Corporation. All rights reserved.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
24 * Eddie Dong <eddie.dong@intel.com>
26 * Jike Song <jike.song@intel.com>
29 * Zhi Wang <zhi.a.wang@intel.com>
37 * DOC: Hypervisor Service APIs for GVT-g Core Logic
39 * This is the glue layer between specific hypervisor MPT modules and GVT-g core
40 * logic. Each kind of hypervisor MPT module provides a collection of function
41 * callbacks and will be attached to GVT host when the driver is loading.
42 * GVT-g core logic will call these APIs to request specific services from
47 * intel_gvt_hypervisor_host_init - init GVT-g host side
50 * Zero on success, negative error code if failed
52 static inline int intel_gvt_hypervisor_host_init(struct device *dev,
53 void *gvt, const void *ops)
55 /* optional to provide */
56 if (!intel_gvt_host.mpt->host_init)
59 return intel_gvt_host.mpt->host_init(dev, gvt, ops);
63 * intel_gvt_hypervisor_host_exit - exit GVT-g host side
65 static inline void intel_gvt_hypervisor_host_exit(struct device *dev,
68 /* optional to provide */
69 if (!intel_gvt_host.mpt->host_exit)
72 intel_gvt_host.mpt->host_exit(dev, gvt);
76 * intel_gvt_hypervisor_attach_vgpu - call hypervisor to initialize vGPU
77 * related stuffs inside hypervisor.
80 * Zero on success, negative error code if failed.
82 static inline int intel_gvt_hypervisor_attach_vgpu(struct intel_vgpu *vgpu)
84 /* optional to provide */
85 if (!intel_gvt_host.mpt->attach_vgpu)
88 return intel_gvt_host.mpt->attach_vgpu(vgpu, &vgpu->handle);
92 * intel_gvt_hypervisor_detach_vgpu - call hypervisor to release vGPU
93 * related stuffs inside hypervisor.
96 * Zero on success, negative error code if failed.
98 static inline void intel_gvt_hypervisor_detach_vgpu(struct intel_vgpu *vgpu)
100 /* optional to provide */
101 if (!intel_gvt_host.mpt->detach_vgpu)
104 intel_gvt_host.mpt->detach_vgpu(vgpu->handle);
107 #define MSI_CAP_CONTROL(offset) (offset + 2)
108 #define MSI_CAP_ADDRESS(offset) (offset + 4)
109 #define MSI_CAP_DATA(offset) (offset + 8)
110 #define MSI_CAP_EN 0x1
113 * intel_gvt_hypervisor_inject_msi - inject a MSI interrupt into vGPU
116 * Zero on success, negative error code if failed.
118 static inline int intel_gvt_hypervisor_inject_msi(struct intel_vgpu *vgpu)
120 unsigned long offset = vgpu->gvt->device_info.msi_cap_offset;
125 control = *(u16 *)(vgpu_cfg_space(vgpu) + MSI_CAP_CONTROL(offset));
126 addr = *(u32 *)(vgpu_cfg_space(vgpu) + MSI_CAP_ADDRESS(offset));
127 data = *(u16 *)(vgpu_cfg_space(vgpu) + MSI_CAP_DATA(offset));
129 /* Do not generate MSI if MSIEN is disable */
130 if (!(control & MSI_CAP_EN))
133 if (WARN(control & GENMASK(15, 1), "only support one MSI format\n"))
136 trace_inject_msi(vgpu->id, addr, data);
138 ret = intel_gvt_host.mpt->inject_msi(vgpu->handle, addr, data);
145 * intel_gvt_hypervisor_set_wp_page - translate a host VA into MFN
146 * @p: host kernel virtual address
149 * MFN on success, INTEL_GVT_INVALID_ADDR if failed.
151 static inline unsigned long intel_gvt_hypervisor_virt_to_mfn(void *p)
153 return intel_gvt_host.mpt->from_virt_to_mfn(p);
157 * intel_gvt_hypervisor_set_wp_page - set a guest page to write-protected
159 * @p: intel_vgpu_guest_page
162 * Zero on success, negative error code if failed.
164 static inline int intel_gvt_hypervisor_set_wp_page(struct intel_vgpu *vgpu,
165 struct intel_vgpu_guest_page *p)
169 if (p->writeprotection)
172 ret = intel_gvt_host.mpt->set_wp_page(vgpu->handle, p->gfn);
175 p->writeprotection = true;
176 atomic_inc(&vgpu->gtt.n_write_protected_guest_page);
181 * intel_gvt_hypervisor_unset_wp_page - remove the write-protection of a
184 * @p: intel_vgpu_guest_page
187 * Zero on success, negative error code if failed.
189 static inline int intel_gvt_hypervisor_unset_wp_page(struct intel_vgpu *vgpu,
190 struct intel_vgpu_guest_page *p)
194 if (!p->writeprotection)
197 ret = intel_gvt_host.mpt->unset_wp_page(vgpu->handle, p->gfn);
200 p->writeprotection = false;
201 atomic_dec(&vgpu->gtt.n_write_protected_guest_page);
206 * intel_gvt_hypervisor_read_gpa - copy data from GPA to host data buffer
208 * @gpa: guest physical address
209 * @buf: host data buffer
213 * Zero on success, negative error code if failed.
215 static inline int intel_gvt_hypervisor_read_gpa(struct intel_vgpu *vgpu,
216 unsigned long gpa, void *buf, unsigned long len)
218 return intel_gvt_host.mpt->read_gpa(vgpu->handle, gpa, buf, len);
222 * intel_gvt_hypervisor_write_gpa - copy data from host data buffer to GPA
224 * @gpa: guest physical address
225 * @buf: host data buffer
229 * Zero on success, negative error code if failed.
231 static inline int intel_gvt_hypervisor_write_gpa(struct intel_vgpu *vgpu,
232 unsigned long gpa, void *buf, unsigned long len)
234 return intel_gvt_host.mpt->write_gpa(vgpu->handle, gpa, buf, len);
238 * intel_gvt_hypervisor_gfn_to_mfn - translate a GFN to MFN
243 * MFN on success, INTEL_GVT_INVALID_ADDR if failed.
245 static inline unsigned long intel_gvt_hypervisor_gfn_to_mfn(
246 struct intel_vgpu *vgpu, unsigned long gfn)
248 return intel_gvt_host.mpt->gfn_to_mfn(vgpu->handle, gfn);
252 * intel_gvt_hypervisor_map_gfn_to_mfn - map a GFN region to MFN
256 * @nr: amount of PFNs
260 * Zero on success, negative error code if failed.
262 static inline int intel_gvt_hypervisor_map_gfn_to_mfn(
263 struct intel_vgpu *vgpu, unsigned long gfn,
264 unsigned long mfn, unsigned int nr,
267 /* a MPT implementation could have MMIO mapped elsewhere */
268 if (!intel_gvt_host.mpt->map_gfn_to_mfn)
271 return intel_gvt_host.mpt->map_gfn_to_mfn(vgpu->handle, gfn, mfn, nr,
276 * intel_gvt_hypervisor_set_trap_area - Trap a guest PA region
278 * @start: the beginning of the guest physical address region
279 * @end: the end of the guest physical address region
283 * Zero on success, negative error code if failed.
285 static inline int intel_gvt_hypervisor_set_trap_area(
286 struct intel_vgpu *vgpu, u64 start, u64 end, bool map)
288 /* a MPT implementation could have MMIO trapped elsewhere */
289 if (!intel_gvt_host.mpt->set_trap_area)
292 return intel_gvt_host.mpt->set_trap_area(vgpu->handle, start, end, map);
295 #endif /* _GVT_MPT_H_ */