2 * Copyright 2017 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #ifndef SMU75_DISCRETE_H
25 #define SMU75_DISCRETE_H
31 #define NUM_SCLK_RANGE 8
36 #define POSTDIV_DIV_BY_1 0
37 #define POSTDIV_DIV_BY_2 1
38 #define POSTDIV_DIV_BY_4 2
39 #define POSTDIV_DIV_BY_8 3
40 #define POSTDIV_DIV_BY_16 4
42 struct sclkFcwRange_t {
43 uint8_t vco_setting; /* 1: 3-6GHz, 3: 2-4GHz */
44 uint8_t postdiv; /* divide by 2^n */
46 uint16_t fcw_trans_upper;
47 uint16_t fcw_trans_lower;
49 typedef struct sclkFcwRange_t sclkFcwRange_t;
57 typedef struct SMIO_Pattern SMIO_Pattern;
60 SMIO_Pattern Pattern[SMU_MAX_SMIO_LEVELS];
63 typedef struct SMIO_Table SMIO_Table;
65 struct SMU_SclkSetting {
66 uint32_t SclkFrequency;
72 uint16_t Sclk_slew_rate;
73 uint16_t Pcc_up_slew_rate;
74 uint16_t Pcc_down_slew_rate;
77 uint16_t Sclk_ss_slew_rate;
79 typedef struct SMU_SclkSetting SMU_SclkSetting;
81 struct SMU75_Discrete_GraphicsLevel {
82 SMU_VoltageLevel MinVoltage;
85 uint8_t DeepSleepDivId;
86 uint16_t ActivityLevel;
88 uint32_t CgSpllFuncCntl3;
89 uint32_t CgSpllFuncCntl4;
95 uint8_t EnabledForActivity;
96 uint8_t EnabledForThrottle;
99 uint8_t VoltageDownHyst;
100 uint8_t PowerThrottle;
102 SMU_SclkSetting SclkSetting;
104 uint8_t ScksStretchThreshVid[NUM_SCKS_STATE_TYPES];
108 typedef struct SMU75_Discrete_GraphicsLevel SMU75_Discrete_GraphicsLevel;
110 struct SMU75_Discrete_ACPILevel {
112 SMU_VoltageLevel MinVoltage;
113 uint32_t SclkFrequency;
115 uint8_t DisplayWatermark;
116 uint8_t DeepSleepDivId;
119 uint32_t CcPwrDynRm1;
121 SMU_SclkSetting SclkSetting;
124 typedef struct SMU75_Discrete_ACPILevel SMU75_Discrete_ACPILevel;
126 struct SMU75_Discrete_Ulv {
128 uint32_t CcPwrDynRm1;
130 uint8_t VddcOffsetVid;
136 typedef struct SMU75_Discrete_Ulv SMU75_Discrete_Ulv;
138 struct SMU75_Discrete_MemoryLevel {
139 SMU_VoltageLevel MinVoltage;
142 uint32_t MclkFrequency;
144 uint8_t StutterEnable;
145 uint8_t EnabledForThrottle;
146 uint8_t EnabledForActivity;
151 uint8_t VoltageDownHyst;
154 uint16_t ActivityLevel;
155 uint8_t DisplayWatermark;
161 uint8_t padding_3[3];
164 typedef struct SMU75_Discrete_MemoryLevel SMU75_Discrete_MemoryLevel;
166 struct SMU75_Discrete_LinkLevel {
167 uint8_t PcieGenSpeed;
168 uint8_t PcieLaneCount;
169 uint8_t EnabledForActivity;
171 uint32_t DownThreshold;
172 uint32_t UpThreshold;
177 typedef struct SMU75_Discrete_LinkLevel SMU75_Discrete_LinkLevel;
180 /* MC ARB DRAM Timing registers. */
181 struct SMU75_Discrete_MCArbDramTimingTableEntry {
182 uint32_t McArbDramTiming;
183 uint32_t McArbDramTiming2;
184 uint32_t McArbBurstTime;
185 uint32_t McArbRfshRate;
189 typedef struct SMU75_Discrete_MCArbDramTimingTableEntry SMU75_Discrete_MCArbDramTimingTableEntry;
191 struct SMU75_Discrete_MCArbDramTimingTable {
192 SMU75_Discrete_MCArbDramTimingTableEntry entries[SMU__NUM_SCLK_DPM_STATE][SMU__NUM_MCLK_DPM_LEVELS];
195 typedef struct SMU75_Discrete_MCArbDramTimingTable SMU75_Discrete_MCArbDramTimingTable;
197 /* UVD VCLK/DCLK state (level) definition. */
198 struct SMU75_Discrete_UvdLevel {
199 uint32_t VclkFrequency;
200 uint32_t DclkFrequency;
201 SMU_VoltageLevel MinVoltage;
207 typedef struct SMU75_Discrete_UvdLevel SMU75_Discrete_UvdLevel;
209 /* Clocks for other external blocks (VCE, ACP, SAMU). */
210 struct SMU75_Discrete_ExtClkLevel {
212 SMU_VoltageLevel MinVoltage;
217 typedef struct SMU75_Discrete_ExtClkLevel SMU75_Discrete_ExtClkLevel;
219 struct SMU75_Discrete_StateInfo {
220 uint32_t SclkFrequency;
221 uint32_t MclkFrequency;
222 uint32_t VclkFrequency;
223 uint32_t DclkFrequency;
224 uint32_t SamclkFrequency;
225 uint32_t AclkFrequency;
226 uint32_t EclkFrequency;
227 uint16_t MvddVoltage;
229 uint8_t DisplayWatermark;
239 typedef struct SMU75_Discrete_StateInfo SMU75_Discrete_StateInfo;
241 struct SMU75_Discrete_DpmTable {
242 SMU75_PIDController GraphicsPIDController;
243 SMU75_PIDController MemoryPIDController;
244 SMU75_PIDController LinkPIDController;
246 uint32_t SystemFlags;
251 SMIO_Table SmioTable1;
252 SMIO_Table SmioTable2;
254 uint32_t MvddLevelCount;
256 uint8_t BapmVddcVidHiSidd [SMU75_MAX_LEVELS_VDDC];
257 uint8_t BapmVddcVidLoSidd [SMU75_MAX_LEVELS_VDDC];
258 uint8_t BapmVddcVidHiSidd2 [SMU75_MAX_LEVELS_VDDC];
260 uint8_t GraphicsDpmLevelCount;
261 uint8_t MemoryDpmLevelCount;
262 uint8_t LinkLevelCount;
263 uint8_t MasterDeepSleepControl;
265 uint8_t UvdLevelCount;
266 uint8_t VceLevelCount;
267 uint8_t AcpLevelCount;
268 uint8_t SamuLevelCount;
270 uint8_t ThermOutGpio;
271 uint8_t ThermOutPolarity;
272 uint8_t ThermOutMode;
278 uint8_t Reserved1[2];
280 uint16_t FanStartTemperature;
281 uint16_t FanStopTemperature;
287 SMU75_Discrete_GraphicsLevel GraphicsLevel [SMU75_MAX_LEVELS_GRAPHICS];
288 SMU75_Discrete_MemoryLevel MemoryACPILevel;
289 SMU75_Discrete_MemoryLevel MemoryLevel [SMU75_MAX_LEVELS_MEMORY];
290 SMU75_Discrete_LinkLevel LinkLevel [SMU75_MAX_LEVELS_LINK];
291 SMU75_Discrete_ACPILevel ACPILevel;
292 SMU75_Discrete_UvdLevel UvdLevel [SMU75_MAX_LEVELS_UVD];
293 SMU75_Discrete_ExtClkLevel VceLevel [SMU75_MAX_LEVELS_VCE];
294 SMU75_Discrete_ExtClkLevel AcpLevel [SMU75_MAX_LEVELS_ACP];
295 SMU75_Discrete_ExtClkLevel SamuLevel [SMU75_MAX_LEVELS_SAMU];
296 SMU75_Discrete_Ulv Ulv;
298 uint8_t DisplayWatermark [SMU75_MAX_LEVELS_MEMORY][SMU75_MAX_LEVELS_GRAPHICS];
300 uint32_t SclkStepSize;
301 uint32_t Smio [SMU75_MAX_ENTRIES_SMIO];
303 uint8_t UvdBootLevel;
304 uint8_t VceBootLevel;
305 uint8_t AcpBootLevel;
306 uint8_t SamuBootLevel;
308 uint8_t GraphicsBootLevel;
309 uint8_t GraphicsVoltageChangeEnable;
310 uint8_t GraphicsThermThrottleEnable;
311 uint8_t GraphicsInterval;
313 uint8_t VoltageInterval;
314 uint8_t ThermalInterval;
315 uint16_t TemperatureLimitHigh;
317 uint16_t TemperatureLimitLow;
318 uint8_t MemoryBootLevel;
319 uint8_t MemoryVoltageChangeEnable;
322 uint8_t MemoryInterval;
323 uint8_t MemoryThermThrottleEnable;
325 uint16_t VoltageResponseTime;
326 uint16_t PhaseResponseTime;
328 uint8_t PCIeBootLinkLevel;
329 uint8_t PCIeGenInterval;
338 uint16_t PPM_PkgPwrLimit;
339 uint16_t PPM_TemperatureLimit;
344 uint16_t FpsHighThreshold;
345 uint16_t FpsLowThreshold;
347 uint16_t BAPMTI_R [SMU75_DTE_ITERATIONS][SMU75_DTE_SOURCES][SMU75_DTE_SINKS];
348 uint16_t BAPMTI_RC [SMU75_DTE_ITERATIONS][SMU75_DTE_SOURCES][SMU75_DTE_SINKS];
350 uint16_t TemperatureLimitEdge;
351 uint16_t TemperatureLimitHotspot;
356 uint16_t FanGainEdge;
357 uint16_t FanGainHotspot;
359 uint32_t LowSclkInterruptThreshold;
360 uint32_t VddGfxReChkWait;
362 uint8_t ClockStretcherAmount;
363 uint8_t Sclk_CKS_masterEn0_7;
364 uint8_t Sclk_CKS_masterEn8_15;
365 uint8_t DPMFreezeAndForced;
367 uint8_t Sclk_voltageOffset[8];
369 SMU_ClockStretcherDataTable ClockStretcherDataTable;
370 SMU_CKS_LOOKUPTable CKS_LOOKUPTable;
372 uint32_t CurrSclkPllRange;
373 sclkFcwRange_t SclkFcwRangeTable[NUM_SCLK_RANGE];
375 GB_VDROOP_TABLE_t BTCGB_VDROOP_TABLE[BTCGB_VDROOP_TABLE_MAX_ENTRIES];
376 SMU_QuadraticCoeffs AVFSGB_FUSE_TABLE[AVFSGB_VDROOP_TABLE_MAX_ENTRIES];
379 typedef struct SMU75_Discrete_DpmTable SMU75_Discrete_DpmTable;
381 struct SMU75_Discrete_FanTable {
396 uint32_t RefreshPeriod;
402 typedef struct SMU75_Discrete_FanTable SMU75_Discrete_FanTable;
404 #define SMU7_DISCRETE_GPIO_SCLK_DEBUG 4
405 #define SMU7_DISCRETE_GPIO_SCLK_DEBUG_BIT (0x1 << SMU7_DISCRETE_GPIO_SCLK_DEBUG)
409 struct SMU7_MclkDpmScoreboard {
410 uint32_t PercentageBusy;
416 uint32_t SigmaDeltaAccum;
417 uint32_t SigmaDeltaOutput;
418 uint32_t SigmaDeltaLevel;
420 uint32_t UtilizationSetpoint;
422 uint8_t TdpClampMode;
423 uint8_t TdcClampMode;
424 uint8_t ThermClampMode;
429 uint8_t LevelChangeInProgress;
433 uint8_t VoltageDownHyst;
438 uint8_t DpmForceLevel;
442 uint32_t MinimumPerfMclk;
446 uint8_t MclkSwitchInProgress;
447 uint8_t MclkSwitchCritical;
449 uint8_t IgnoreVBlank;
450 uint8_t TargetMclkIndex;
451 uint8_t TargetMvddIndex;
452 uint8_t MclkSwitchResult;
454 uint16_t VbiFailureCount;
455 uint8_t VbiWaitCounter;
456 uint8_t EnabledLevelsChange;
458 uint16_t LevelResidencyCounters [SMU75_MAX_LEVELS_MEMORY];
459 uint16_t LevelSwitchCounters [SMU75_MAX_LEVELS_MEMORY];
461 void (*TargetStateCalculator)(uint8_t);
462 void (*SavedTargetStateCalculator)(uint8_t);
464 uint16_t AutoDpmInterval;
465 uint16_t AutoDpmRange;
467 uint16_t VbiTimeoutCount;
468 uint16_t MclkSwitchingTime;
471 uint8_t Save_PIC_VDDGFX_EXIT;
472 uint8_t Save_PIC_VDDGFX_ENTER;
475 uint32_t HbmTempRegBackup;
478 typedef struct SMU7_MclkDpmScoreboard SMU7_MclkDpmScoreboard;
480 struct SMU7_UlvScoreboard {
484 uint8_t WaitingForUlv;
487 uint8_t UlvMasterEnable;
489 uint32_t UlvAbortedCount;
490 uint32_t UlvTimeStamp;
493 typedef struct SMU7_UlvScoreboard SMU7_UlvScoreboard;
495 struct VddgfxSavedRegisters {
497 uint32_t MEC_BaseAddress_Hi;
498 uint32_t MEC_BaseAddress_Lo;
499 uint32_t THM_TMON0_CTRL2__RDIR_PRESENT;
500 uint32_t THM_TMON1_CTRL2__RDIR_PRESENT;
501 uint32_t CP_INT_CNTL;
504 typedef struct VddgfxSavedRegisters VddgfxSavedRegisters;
506 struct SMU7_VddGfxScoreboard {
507 uint8_t VddGfxEnable;
508 uint8_t VddGfxActive;
509 uint8_t VPUResetOccured;
512 uint32_t VddGfxEnteredCount;
513 uint32_t VddGfxAbortedCount;
517 VddgfxSavedRegisters SavedRegisters;
520 typedef struct SMU7_VddGfxScoreboard SMU7_VddGfxScoreboard;
522 struct SMU7_TdcLimitScoreboard {
526 uint32_t FilteredIddc;
529 SMU7_HystController_Data HystControllerData;
532 typedef struct SMU7_TdcLimitScoreboard SMU7_TdcLimitScoreboard;
534 struct SMU7_PkgPwrLimitScoreboard {
538 uint32_t FilteredPkgPwr;
541 uint32_t LimitFromDriver;
542 uint8_t PowerSharingEnabled;
543 uint8_t PowerSharingCounter;
544 uint8_t PowerSharingINTEnabled;
545 uint8_t GFXActivityCounterEnabled;
546 uint32_t EnergyCount;
548 uint8_t RollOverRequired;
549 uint8_t RollOverCount;
551 SMU7_HystController_Data HystControllerData;
554 typedef struct SMU7_PkgPwrLimitScoreboard SMU7_PkgPwrLimitScoreboard;
556 struct SMU7_BapmScoreboard {
557 uint32_t source_powers[SMU75_DTE_SOURCES];
558 uint32_t source_powers_last[SMU75_DTE_SOURCES];
559 int32_t entity_temperatures[SMU75_NUM_GPU_TES];
560 int32_t initial_entity_temperatures[SMU75_NUM_GPU_TES];
563 int32_t therm_influence_coeff_table[SMU75_DTE_ITERATIONS * SMU75_DTE_SOURCES * SMU75_DTE_SINKS * 2];
564 int32_t therm_node_table[SMU75_DTE_ITERATIONS * SMU75_DTE_SOURCES * SMU75_DTE_SINKS];
565 uint16_t ConfigTDPPowerScalar;
566 uint16_t FanSpeedPowerScalar;
567 uint16_t OverDrivePowerScalar;
568 uint16_t OverDriveLimitScalar;
569 uint16_t FinalPowerScalar;
573 SMU7_HystController_Data HystControllerData;
575 int32_t temperature_gradient_slope;
576 int32_t temperature_gradient;
577 uint32_t measured_temperature;
581 typedef struct SMU7_BapmScoreboard SMU7_BapmScoreboard;
583 struct SMU7_AcpiScoreboard {
584 uint32_t SavedInterruptMask[2];
585 uint8_t LastACPIRequest;
589 SMU75_Discrete_ACPILevel D0Level;
592 typedef struct SMU7_AcpiScoreboard SMU7_AcpiScoreboard;
594 struct SMU75_Discrete_PmFuses {
595 uint8_t BapmVddCVidHiSidd[8];
597 uint8_t BapmVddCVidLoSidd[8];
601 uint8_t SviLoadLineEn;
602 uint8_t SviLoadLineVddC;
603 uint8_t SviLoadLineTrimVddC;
604 uint8_t SviLoadLineOffsetVddC;
606 uint16_t TDC_VDDC_PkgLimit;
607 uint8_t TDC_VDDC_ThrottleReleaseLimitPerc;
610 uint8_t TdcWaterfallCtl;
611 uint8_t LPMLTemperatureMin;
612 uint8_t LPMLTemperatureMax;
615 uint8_t LPMLTemperatureScaler[16];
617 int16_t FuzzyFan_ErrorSetDelta;
618 int16_t FuzzyFan_ErrorRateSetDelta;
619 int16_t FuzzyFan_PwmSetDelta;
624 uint8_t GnbLPMLMaxVid;
625 uint8_t GnbLPMLMinVid;
626 uint8_t Reserved1[2];
628 uint16_t BapmVddCBaseLeakageHiSidd;
629 uint16_t BapmVddCBaseLeakageLoSidd;
631 uint16_t VFT_Temp[3];
635 SMU_QuadraticCoeffs VFT_ATE[3];
637 SMU_QuadraticCoeffs AVFS_GB;
638 SMU_QuadraticCoeffs ATE_ACBTC_GB;
640 SMU_QuadraticCoeffs P2V;
642 uint32_t PsmCharzFreq;
644 uint16_t InversionVoltage;
645 uint16_t PsmCharzTemp;
647 uint32_t EnabledAvfsModules;
649 SMU_QuadraticCoeffs BtcGbv_CksOff;
652 typedef struct SMU75_Discrete_PmFuses SMU75_Discrete_PmFuses;
654 struct SMU7_Discrete_Log_Header_Table {
660 uint32_t num_of_entries;
664 uint32_t filler_1[2];
667 typedef struct SMU7_Discrete_Log_Header_Table SMU7_Discrete_Log_Header_Table;
669 struct SMU7_Discrete_Log_Cntl {
674 uint32_t SamplesLogged;
680 typedef struct SMU7_Discrete_Log_Cntl SMU7_Discrete_Log_Cntl;
682 #if defined SMU__DGPU_ONLY
683 #define CAC_ACC_NW_NUM_OF_SIGNALS 87
687 struct SMU7_Discrete_Cac_Collection_Table {
688 uint32_t temperature;
689 uint32_t cac_acc_nw[CAC_ACC_NW_NUM_OF_SIGNALS];
692 typedef struct SMU7_Discrete_Cac_Collection_Table SMU7_Discrete_Cac_Collection_Table;
694 struct SMU7_Discrete_Cac_Verification_Table {
695 uint32_t VddcTotalPower;
696 uint32_t VddcLeakagePower;
697 uint32_t VddcConstantPower;
698 uint32_t VddcGfxDynamicPower;
699 uint32_t VddcUvdDynamicPower;
700 uint32_t VddcVceDynamicPower;
701 uint32_t VddcAcpDynamicPower;
702 uint32_t VddcPcieDynamicPower;
703 uint32_t VddcDceDynamicPower;
704 uint32_t VddcCurrent;
705 uint32_t VddcVoltage;
706 uint32_t VddciTotalPower;
707 uint32_t VddciLeakagePower;
708 uint32_t VddciConstantPower;
709 uint32_t VddciDynamicPower;
710 uint32_t Vddr1TotalPower;
711 uint32_t Vddr1LeakagePower;
712 uint32_t Vddr1ConstantPower;
713 uint32_t Vddr1DynamicPower;
715 uint32_t temperature;
718 typedef struct SMU7_Discrete_Cac_Verification_Table SMU7_Discrete_Cac_Verification_Table;
720 struct SMU7_Discrete_Pm_Status_Table {
721 int32_t T_meas_max[SMU75_THERMAL_INPUT_LOOP_COUNT];
722 int32_t T_meas_acc[SMU75_THERMAL_INPUT_LOOP_COUNT];
727 uint32_t V_meas_load_acc;
729 uint32_t P_meas_acc_vddci;
730 uint32_t V_meas_load_acc_vddci;
731 uint32_t I_meas_acc_vddci;
733 uint16_t Sclk_dpm_residency[8];
734 uint16_t Uvd_dpm_residency[8];
735 uint16_t Vce_dpm_residency[8];
736 uint16_t Mclk_dpm_residency[4];
741 uint32_t MclkSwitchingTime_max;
742 uint32_t MclkSwitchingTime_acc;
745 uint32_t Gfx_busy_acc;
746 uint32_t Mc_busy_acc;
752 typedef struct SMU7_Discrete_Pm_Status_Table SMU7_Discrete_Pm_Status_Table;
754 struct SMU7_Discrete_AutoWattMan_Status_Table {
755 int32_t T_meas_acc[SMU75_THERMAL_INPUT_LOOP_COUNT];
756 uint16_t Sclk_dpm_residency[8];
757 uint16_t Mclk_dpm_residency[4];
759 uint32_t Gfx_busy_acc;
760 uint32_t Mc_busy_acc;
764 typedef struct SMU7_Discrete_AutoWattMan_Status_Table SMU7_Discrete_AutoWattMan_Status_Table;
766 #define SMU7_MAX_GFX_CU_COUNT 24
767 #define SMU7_MIN_GFX_CU_COUNT 8
768 #define SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_SHIFT 0
769 #define SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_MASK (0xFFFF << SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_SHIFT)
770 #define SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_SHIFT 16
771 #define SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_MASK (0xFFFF << SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_SHIFT)
773 struct SMU7_GfxCuPgScoreboard {
776 uint8_t WaterfallDown;
777 uint8_t WaterfallLimit;
782 uint8_t MaxSupportedCu;
783 uint8_t MinSupportedCu;
784 uint8_t PendingGfxCuHostInterrupt;
785 uint8_t LastFilteredMaxCuInteger;
786 uint16_t FilteredMaxCu;
787 uint16_t FilteredMaxCuAlpha;
788 uint16_t FilterResetCount;
789 uint16_t FilterResetCountLimit;
791 uint8_t ForceCuCount;
796 typedef struct SMU7_GfxCuPgScoreboard SMU7_GfxCuPgScoreboard;
798 #define SMU7_SCLK_CAC 0x561
799 #define SMU7_MCLK_CAC 0xF9
800 #define SMU7_VCLK_CAC 0x2DE
801 #define SMU7_DCLK_CAC 0x2DE
802 #define SMU7_ECLK_CAC 0x25E
803 #define SMU7_ACLK_CAC 0x25E
804 #define SMU7_SAMCLK_CAC 0x25E
805 #define SMU7_DISPCLK_CAC 0x100
806 #define SMU7_CAC_CONSTANT 0x2EE3430
807 #define SMU7_CAC_CONSTANT_SHIFT 18
809 #define SMU7_VDDCI_MCLK_CONST 1765
810 #define SMU7_VDDCI_MCLK_CONST_SHIFT 16
811 #define SMU7_VDDCI_VDDCI_CONST 50958
812 #define SMU7_VDDCI_VDDCI_CONST_SHIFT 14
813 #define SMU7_VDDCI_CONST 11781
814 #define SMU7_VDDCI_STROBE_PWR 1331
816 #define SMU7_VDDR1_CONST 693
817 #define SMU7_VDDR1_CAC_WEIGHT 20
818 #define SMU7_VDDR1_CAC_WEIGHT_SHIFT 19
819 #define SMU7_VDDR1_STROBE_PWR 512
821 #define SMU7_AREA_COEFF_UVD 0xA78
822 #define SMU7_AREA_COEFF_VCE 0x190A
823 #define SMU7_AREA_COEFF_ACP 0x22D1
824 #define SMU7_AREA_COEFF_SAMU 0x534
826 #define SMU7_THERM_OUT_MODE_DISABLE 0x0
827 #define SMU7_THERM_OUT_MODE_THERM_ONLY 0x1
828 #define SMU7_THERM_OUT_MODE_THERM_VRHOT 0x2
830 #define SQ_Enable_MASK 0x1
831 #define SQ_IR_MASK 0x2
832 #define SQ_PCC_MASK 0x4
833 #define SQ_EDC_MASK 0x8
835 #define TCP_Enable_MASK 0x100
836 #define TCP_IR_MASK 0x200
837 #define TCP_PCC_MASK 0x400
838 #define TCP_EDC_MASK 0x800
840 #define TD_Enable_MASK 0x10000
841 #define TD_IR_MASK 0x20000
842 #define TD_PCC_MASK 0x40000
843 #define TD_EDC_MASK 0x80000
845 #define DB_Enable_MASK 0x1000000
846 #define DB_IR_MASK 0x2000000
847 #define DB_PCC_MASK 0x4000000
848 #define DB_EDC_MASK 0x8000000
850 #define SQ_Enable_SHIFT 0
851 #define SQ_IR_SHIFT 1
852 #define SQ_PCC_SHIFT 2
853 #define SQ_EDC_SHIFT 3
855 #define TCP_Enable_SHIFT 8
856 #define TCP_IR_SHIFT 9
857 #define TCP_PCC_SHIFT 10
858 #define TCP_EDC_SHIFT 11
860 #define TD_Enable_SHIFT 16
861 #define TD_IR_SHIFT 17
862 #define TD_PCC_SHIFT 18
863 #define TD_EDC_SHIFT 19
865 #define DB_Enable_SHIFT 24
866 #define DB_IR_SHIFT 25
867 #define DB_PCC_SHIFT 26
868 #define DB_EDC_SHIFT 27
870 #define PMFUSES_AVFSSIZE 104
872 #define BTCGB0_Vdroop_Enable_MASK 0x1
873 #define BTCGB1_Vdroop_Enable_MASK 0x2
874 #define AVFSGB0_Vdroop_Enable_MASK 0x4
875 #define AVFSGB1_Vdroop_Enable_MASK 0x8
877 #define BTCGB0_Vdroop_Enable_SHIFT 0
878 #define BTCGB1_Vdroop_Enable_SHIFT 1
879 #define AVFSGB0_Vdroop_Enable_SHIFT 2
880 #define AVFSGB1_Vdroop_Enable_SHIFT 3