2 * Copyright 2012-15 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #include <linux/slab.h>
28 #include "dm_services.h"
30 #include "include/logger_interface.h"
32 #include "irq_service_dce80.h"
33 #include "../dce110/irq_service_dce110.h"
35 #include "dce/dce_8_0_d.h"
36 #include "dce/dce_8_0_sh_mask.h"
38 #include "ivsrcid/ivsrcid_vislands30.h"
43 struct irq_service *irq_service,
44 const struct irq_source_info *info)
46 uint32_t addr = info->status_reg;
47 uint32_t value = dm_read_reg(irq_service->ctx, addr);
48 uint32_t current_status =
52 DC_HPD1_SENSE_DELAYED);
54 dal_irq_service_ack_generic(irq_service, info);
56 value = dm_read_reg(irq_service->ctx, info->enable_reg);
60 current_status ? 0 : 1,
62 DC_HPD1_INT_POLARITY);
64 dm_write_reg(irq_service->ctx, info->enable_reg, value);
69 static const struct irq_source_info_funcs hpd_irq_info_funcs = {
74 static const struct irq_source_info_funcs hpd_rx_irq_info_funcs = {
79 static const struct irq_source_info_funcs pflip_irq_info_funcs = {
84 static const struct irq_source_info_funcs vblank_irq_info_funcs = {
85 .set = dce110_vblank_set,
89 static const struct irq_source_info_funcs vupdate_irq_info_funcs = {
94 #define hpd_int_entry(reg_num)\
95 [DC_IRQ_SOURCE_INVALID + reg_num] = {\
96 .enable_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
97 .enable_mask = DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK,\
99 DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK,\
100 ~DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK\
102 .ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
103 .ack_mask = DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK,\
104 .ack_value = DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK,\
105 .status_reg = mmDC_HPD ## reg_num ## _INT_STATUS,\
106 .funcs = &hpd_irq_info_funcs\
109 #define hpd_rx_int_entry(reg_num)\
110 [DC_IRQ_SOURCE_HPD6 + reg_num] = {\
111 .enable_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
112 .enable_mask = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK,\
114 DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK,\
115 ~DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK },\
116 .ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
117 .ack_mask = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK,\
118 .ack_value = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK,\
119 .status_reg = mmDC_HPD ## reg_num ## _INT_STATUS,\
120 .funcs = &hpd_rx_irq_info_funcs\
123 #define pflip_int_entry(reg_num)\
124 [DC_IRQ_SOURCE_PFLIP1 + reg_num] = {\
125 .enable_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_CONTROL,\
127 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
129 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
130 ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\
131 .ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_STATUS,\
132 .ack_mask = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\
133 .ack_value = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\
134 .status_reg = mmDCP ## reg_num ##_GRPH_INTERRUPT_STATUS,\
135 .funcs = &pflip_irq_info_funcs\
138 #define vupdate_int_entry(reg_num)\
139 [DC_IRQ_SOURCE_VUPDATE1 + reg_num] = {\
140 .enable_reg = mmCRTC ## reg_num ## _CRTC_INTERRUPT_CONTROL,\
142 CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK,\
144 CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK,\
145 ~CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK},\
146 .ack_reg = mmCRTC ## reg_num ## _CRTC_V_UPDATE_INT_STATUS,\
148 CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK,\
150 CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK,\
151 .funcs = &vupdate_irq_info_funcs\
154 #define vblank_int_entry(reg_num)\
155 [DC_IRQ_SOURCE_VBLANK1 + reg_num] = {\
156 .enable_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\
158 CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK,\
160 CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK,\
161 ~CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK},\
162 .ack_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\
164 CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK,\
166 CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK,\
167 .funcs = &vblank_irq_info_funcs,\
168 .src_id = VISLANDS30_IV_SRCID_D1_VERTICAL_INTERRUPT0 + reg_num\
171 #define dummy_irq_entry() \
173 .funcs = &dummy_irq_info_funcs\
176 #define i2c_int_entry(reg_num) \
177 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
179 #define dp_sink_int_entry(reg_num) \
180 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
182 #define gpio_pad_int_entry(reg_num) \
183 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
185 #define dc_underflow_int_entry(reg_num) \
186 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
189 static const struct irq_source_info_funcs dummy_irq_info_funcs = {
190 .set = dal_irq_service_dummy_set,
191 .ack = dal_irq_service_dummy_ack
194 static const struct irq_source_info
195 irq_source_info_dce80[DAL_IRQ_SOURCES_NUMBER] = {
196 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
215 dp_sink_int_entry(1),
216 dp_sink_int_entry(2),
217 dp_sink_int_entry(3),
218 dp_sink_int_entry(4),
219 dp_sink_int_entry(5),
220 dp_sink_int_entry(6),
221 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
228 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
229 gpio_pad_int_entry(0),
230 gpio_pad_int_entry(1),
231 gpio_pad_int_entry(2),
232 gpio_pad_int_entry(3),
233 gpio_pad_int_entry(4),
234 gpio_pad_int_entry(5),
235 gpio_pad_int_entry(6),
236 gpio_pad_int_entry(7),
237 gpio_pad_int_entry(8),
238 gpio_pad_int_entry(9),
239 gpio_pad_int_entry(10),
240 gpio_pad_int_entry(11),
241 gpio_pad_int_entry(12),
242 gpio_pad_int_entry(13),
243 gpio_pad_int_entry(14),
244 gpio_pad_int_entry(15),
245 gpio_pad_int_entry(16),
246 gpio_pad_int_entry(17),
247 gpio_pad_int_entry(18),
248 gpio_pad_int_entry(19),
249 gpio_pad_int_entry(20),
250 gpio_pad_int_entry(21),
251 gpio_pad_int_entry(22),
252 gpio_pad_int_entry(23),
253 gpio_pad_int_entry(24),
254 gpio_pad_int_entry(25),
255 gpio_pad_int_entry(26),
256 gpio_pad_int_entry(27),
257 gpio_pad_int_entry(28),
258 gpio_pad_int_entry(29),
259 gpio_pad_int_entry(30),
260 dc_underflow_int_entry(1),
261 dc_underflow_int_entry(2),
262 dc_underflow_int_entry(3),
263 dc_underflow_int_entry(4),
264 dc_underflow_int_entry(5),
265 dc_underflow_int_entry(6),
266 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
267 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
268 vupdate_int_entry(0),
269 vupdate_int_entry(1),
270 vupdate_int_entry(2),
271 vupdate_int_entry(3),
272 vupdate_int_entry(4),
273 vupdate_int_entry(5),
282 static const struct irq_service_funcs irq_service_funcs_dce80 = {
283 .to_dal_irq_source = to_dal_irq_source_dce110
286 static void dce80_irq_construct(
287 struct irq_service *irq_service,
288 struct irq_service_init_data *init_data)
290 dal_irq_service_construct(irq_service, init_data);
292 irq_service->info = irq_source_info_dce80;
293 irq_service->funcs = &irq_service_funcs_dce80;
296 struct irq_service *dal_irq_service_dce80_create(
297 struct irq_service_init_data *init_data)
299 struct irq_service *irq_service = kzalloc(sizeof(*irq_service),
305 dce80_irq_construct(irq_service, init_data);