2 * Copyright 2017 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #ifndef __DC_RESOURCE_DCN20_H__
27 #define __DC_RESOURCE_DCN20_H__
29 #include "core_types.h"
31 #define TO_DCN20_RES_POOL(pool)\
32 container_of(pool, struct dcn20_resource_pool, base)
36 struct _vcs_dpi_display_pipe_params_st;
38 struct dcn20_resource_pool {
39 struct resource_pool base;
41 struct resource_pool *dcn20_create_resource_pool(
42 const struct dc_init_data *init_data,
45 struct link_encoder *dcn20_link_encoder_create(
46 const struct encoder_init_data *enc_init_data);
48 unsigned int dcn20_calc_max_scaled_time(
49 unsigned int time_per_pixel,
50 enum mmhubbub_wbif_mode mode,
51 unsigned int urgent_watermark);
52 int dcn20_populate_dml_pipes_from_context(
54 struct dc_state *context,
55 display_e2e_pipe_params_st *pipes,
57 struct pipe_ctx *dcn20_acquire_idle_pipe_for_layer(
58 struct dc_state *state,
59 const struct resource_pool *pool,
60 struct dc_stream_state *stream);
61 void dcn20_populate_dml_writeback_from_context(
62 struct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes);
64 struct stream_encoder *dcn20_stream_encoder_create(
65 enum engine_id eng_id,
66 struct dc_context *ctx);
68 struct dce_hwseq *dcn20_hwseq_create(
69 struct dc_context *ctx);
71 bool dcn20_get_dcc_compression_cap(const struct dc *dc,
72 const struct dc_dcc_surface_param *input,
73 struct dc_surface_dcc_cap *output);
75 void dcn20_dpp_destroy(struct dpp **dpp);
77 struct dpp *dcn20_dpp_create(
78 struct dc_context *ctx,
81 struct input_pixel_processor *dcn20_ipp_create(
82 struct dc_context *ctx, uint32_t inst);
85 struct output_pixel_processor *dcn20_opp_create(
86 struct dc_context *ctx, uint32_t inst);
88 struct dce_aux *dcn20_aux_engine_create(
89 struct dc_context *ctx, uint32_t inst);
91 struct dce_i2c_hw *dcn20_i2c_hw_create(
92 struct dc_context *ctx,
95 void dcn20_clock_source_destroy(struct clock_source **clk_src);
97 struct display_stream_compressor *dcn20_dsc_create(
98 struct dc_context *ctx, uint32_t inst);
99 void dcn20_dsc_destroy(struct display_stream_compressor **dsc);
101 void dcn20_cap_soc_clocks(
102 struct _vcs_dpi_soc_bounding_box_st *bb,
103 struct pp_smu_nv_clock_table max_clocks);
104 void dcn20_update_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb,
105 struct pp_smu_nv_clock_table *max_clocks, unsigned int *uclk_states, unsigned int num_states);
106 struct hubp *dcn20_hubp_create(
107 struct dc_context *ctx,
109 struct timing_generator *dcn20_timing_generator_create(
110 struct dc_context *ctx,
112 struct mpc *dcn20_mpc_create(struct dc_context *ctx);
113 struct hubbub *dcn20_hubbub_create(struct dc_context *ctx);
115 bool dcn20_dwbc_create(struct dc_context *ctx, struct resource_pool *pool);
116 bool dcn20_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool);
118 void dcn20_set_mcif_arb_params(
120 struct dc_state *context,
121 display_e2e_pipe_params_st *pipes,
123 bool dcn20_validate_bandwidth(struct dc *dc, struct dc_state *context, bool fast_validate);
124 void dcn20_merge_pipes_for_validate(
126 struct dc_state *context);
127 int dcn20_validate_apply_pipe_split_flags(
129 struct dc_state *context,
133 void dcn20_release_dsc(struct resource_context *res_ctx,
134 const struct resource_pool *pool,
135 struct display_stream_compressor **dsc);
136 bool dcn20_validate_dsc(struct dc *dc, struct dc_state *new_ctx);
137 void dcn20_split_stream_for_mpc(
138 struct resource_context *res_ctx,
139 const struct resource_pool *pool,
140 struct pipe_ctx *primary_pipe,
141 struct pipe_ctx *secondary_pipe);
142 bool dcn20_split_stream_for_odm(
144 struct resource_context *res_ctx,
145 struct pipe_ctx *prev_odm_pipe,
146 struct pipe_ctx *next_odm_pipe);
147 void dcn20_acquire_dsc(const struct dc *dc,
148 struct resource_context *res_ctx,
149 struct display_stream_compressor **dsc,
151 struct pipe_ctx *dcn20_find_secondary_pipe(struct dc *dc,
152 struct resource_context *res_ctx,
153 const struct resource_pool *pool,
154 const struct pipe_ctx *primary_pipe);
155 bool dcn20_fast_validate_bw(
157 struct dc_state *context,
158 display_e2e_pipe_params_st *pipes,
160 int *pipe_split_from,
163 void dcn20_calculate_dlg_params(
164 struct dc *dc, struct dc_state *context,
165 display_e2e_pipe_params_st *pipes,
169 enum dc_status dcn20_build_mapped_resource(const struct dc *dc, struct dc_state *context, struct dc_stream_state *stream);
170 enum dc_status dcn20_add_stream_to_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream);
171 enum dc_status dcn20_add_dsc_to_stream_resource(struct dc *dc, struct dc_state *dc_ctx, struct dc_stream_state *dc_stream);
172 enum dc_status dcn20_remove_stream_from_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream);
173 enum dc_status dcn20_patch_unknown_plane_state(struct dc_plane_state *plane_state);
175 void dcn20_patch_bounding_box(
177 struct _vcs_dpi_soc_bounding_box_st *bb);
178 void dcn20_cap_soc_clocks(
179 struct _vcs_dpi_soc_bounding_box_st *bb,
180 struct pp_smu_nv_clock_table max_clocks);
182 #endif /* __DC_RESOURCE_DCN20_H__ */