2 * Copyright 2016 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #include <linux/firmware.h>
27 #include "amdgpu_uvd.h"
30 #include "soc15_common.h"
31 #include "mmsch_v1_0.h"
33 #include "uvd/uvd_7_0_offset.h"
34 #include "uvd/uvd_7_0_sh_mask.h"
35 #include "vce/vce_4_0_offset.h"
36 #include "vce/vce_4_0_default.h"
37 #include "vce/vce_4_0_sh_mask.h"
38 #include "nbif/nbif_6_1_offset.h"
39 #include "hdp/hdp_4_0_offset.h"
40 #include "mmhub/mmhub_1_0_offset.h"
41 #include "mmhub/mmhub_1_0_sh_mask.h"
42 #include "ivsrcid/uvd/irqsrcs_uvd_7_0.h"
44 #define mmUVD_PG0_CC_UVD_HARVESTING 0x00c7
45 #define mmUVD_PG0_CC_UVD_HARVESTING_BASE_IDX 1
46 //UVD_PG0_CC_UVD_HARVESTING
47 #define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE__SHIFT 0x1
48 #define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK 0x00000002L
50 #define UVD7_MAX_HW_INSTANCES_VEGA20 2
52 static void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev);
53 static void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev);
54 static void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev);
55 static int uvd_v7_0_start(struct amdgpu_device *adev);
56 static void uvd_v7_0_stop(struct amdgpu_device *adev);
57 static int uvd_v7_0_sriov_start(struct amdgpu_device *adev);
59 static int amdgpu_ih_clientid_uvds[] = {
60 SOC15_IH_CLIENTID_UVD,
61 SOC15_IH_CLIENTID_UVD1
65 * uvd_v7_0_ring_get_rptr - get read pointer
67 * @ring: amdgpu_ring pointer
69 * Returns the current hardware read pointer
71 static uint64_t uvd_v7_0_ring_get_rptr(struct amdgpu_ring *ring)
73 struct amdgpu_device *adev = ring->adev;
75 return RREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_RPTR);
79 * uvd_v7_0_enc_ring_get_rptr - get enc read pointer
81 * @ring: amdgpu_ring pointer
83 * Returns the current hardware enc read pointer
85 static uint64_t uvd_v7_0_enc_ring_get_rptr(struct amdgpu_ring *ring)
87 struct amdgpu_device *adev = ring->adev;
89 if (ring == &adev->uvd.inst[ring->me].ring_enc[0])
90 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_RPTR);
92 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_RPTR2);
96 * uvd_v7_0_ring_get_wptr - get write pointer
98 * @ring: amdgpu_ring pointer
100 * Returns the current hardware write pointer
102 static uint64_t uvd_v7_0_ring_get_wptr(struct amdgpu_ring *ring)
104 struct amdgpu_device *adev = ring->adev;
106 return RREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR);
110 * uvd_v7_0_enc_ring_get_wptr - get enc write pointer
112 * @ring: amdgpu_ring pointer
114 * Returns the current hardware enc write pointer
116 static uint64_t uvd_v7_0_enc_ring_get_wptr(struct amdgpu_ring *ring)
118 struct amdgpu_device *adev = ring->adev;
120 if (ring->use_doorbell)
121 return adev->wb.wb[ring->wptr_offs];
123 if (ring == &adev->uvd.inst[ring->me].ring_enc[0])
124 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR);
126 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2);
130 * uvd_v7_0_ring_set_wptr - set write pointer
132 * @ring: amdgpu_ring pointer
134 * Commits the write pointer to the hardware
136 static void uvd_v7_0_ring_set_wptr(struct amdgpu_ring *ring)
138 struct amdgpu_device *adev = ring->adev;
140 WREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));
144 * uvd_v7_0_enc_ring_set_wptr - set enc write pointer
146 * @ring: amdgpu_ring pointer
148 * Commits the enc write pointer to the hardware
150 static void uvd_v7_0_enc_ring_set_wptr(struct amdgpu_ring *ring)
152 struct amdgpu_device *adev = ring->adev;
154 if (ring->use_doorbell) {
155 /* XXX check if swapping is necessary on BE */
156 adev->wb.wb[ring->wptr_offs] = lower_32_bits(ring->wptr);
157 WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));
161 if (ring == &adev->uvd.inst[ring->me].ring_enc[0])
162 WREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR,
163 lower_32_bits(ring->wptr));
165 WREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2,
166 lower_32_bits(ring->wptr));
170 * uvd_v7_0_enc_ring_test_ring - test if UVD ENC ring is working
172 * @ring: the engine to test on
175 static int uvd_v7_0_enc_ring_test_ring(struct amdgpu_ring *ring)
177 struct amdgpu_device *adev = ring->adev;
182 if (amdgpu_sriov_vf(adev))
185 r = amdgpu_ring_alloc(ring, 16);
189 rptr = amdgpu_ring_get_rptr(ring);
191 amdgpu_ring_write(ring, HEVC_ENC_CMD_END);
192 amdgpu_ring_commit(ring);
194 for (i = 0; i < adev->usec_timeout; i++) {
195 if (amdgpu_ring_get_rptr(ring) != rptr)
200 if (i >= adev->usec_timeout)
207 * uvd_v7_0_enc_get_create_msg - generate a UVD ENC create msg
209 * @ring: ring we should submit the msg to
210 * @handle: session handle to use
211 * @bo: amdgpu object for which we query the offset
212 * @fence: optional fence to return
214 * Open up a stream for HW test
216 static int uvd_v7_0_enc_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
217 struct amdgpu_bo *bo,
218 struct dma_fence **fence)
220 const unsigned ib_size_dw = 16;
221 struct amdgpu_job *job;
222 struct amdgpu_ib *ib;
223 struct dma_fence *f = NULL;
227 r = amdgpu_job_alloc_with_ib(ring->adev, ib_size_dw * 4,
228 AMDGPU_IB_POOL_DIRECT, &job);
233 addr = amdgpu_bo_gpu_offset(bo);
236 ib->ptr[ib->length_dw++] = 0x00000018;
237 ib->ptr[ib->length_dw++] = 0x00000001; /* session info */
238 ib->ptr[ib->length_dw++] = handle;
239 ib->ptr[ib->length_dw++] = 0x00000000;
240 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
241 ib->ptr[ib->length_dw++] = addr;
243 ib->ptr[ib->length_dw++] = 0x00000014;
244 ib->ptr[ib->length_dw++] = 0x00000002; /* task info */
245 ib->ptr[ib->length_dw++] = 0x0000001c;
246 ib->ptr[ib->length_dw++] = 0x00000000;
247 ib->ptr[ib->length_dw++] = 0x00000000;
249 ib->ptr[ib->length_dw++] = 0x00000008;
250 ib->ptr[ib->length_dw++] = 0x08000001; /* op initialize */
252 for (i = ib->length_dw; i < ib_size_dw; ++i)
255 r = amdgpu_job_submit_direct(job, ring, &f);
260 *fence = dma_fence_get(f);
265 amdgpu_job_free(job);
270 * uvd_v7_0_enc_get_destroy_msg - generate a UVD ENC destroy msg
272 * @ring: ring we should submit the msg to
273 * @handle: session handle to use
274 * @bo: amdgpu object for which we query the offset
275 * @fence: optional fence to return
277 * Close up a stream for HW test or if userspace failed to do so
279 static int uvd_v7_0_enc_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
280 struct amdgpu_bo *bo,
281 struct dma_fence **fence)
283 const unsigned ib_size_dw = 16;
284 struct amdgpu_job *job;
285 struct amdgpu_ib *ib;
286 struct dma_fence *f = NULL;
290 r = amdgpu_job_alloc_with_ib(ring->adev, ib_size_dw * 4,
291 AMDGPU_IB_POOL_DIRECT, &job);
296 addr = amdgpu_bo_gpu_offset(bo);
299 ib->ptr[ib->length_dw++] = 0x00000018;
300 ib->ptr[ib->length_dw++] = 0x00000001;
301 ib->ptr[ib->length_dw++] = handle;
302 ib->ptr[ib->length_dw++] = 0x00000000;
303 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
304 ib->ptr[ib->length_dw++] = addr;
306 ib->ptr[ib->length_dw++] = 0x00000014;
307 ib->ptr[ib->length_dw++] = 0x00000002;
308 ib->ptr[ib->length_dw++] = 0x0000001c;
309 ib->ptr[ib->length_dw++] = 0x00000000;
310 ib->ptr[ib->length_dw++] = 0x00000000;
312 ib->ptr[ib->length_dw++] = 0x00000008;
313 ib->ptr[ib->length_dw++] = 0x08000002; /* op close session */
315 for (i = ib->length_dw; i < ib_size_dw; ++i)
318 r = amdgpu_job_submit_direct(job, ring, &f);
323 *fence = dma_fence_get(f);
328 amdgpu_job_free(job);
333 * uvd_v7_0_enc_ring_test_ib - test if UVD ENC IBs are working
335 * @ring: the engine to test on
336 * @timeout: timeout value in jiffies, or MAX_SCHEDULE_TIMEOUT
339 static int uvd_v7_0_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout)
341 struct dma_fence *fence = NULL;
342 struct amdgpu_bo *bo = NULL;
345 r = amdgpu_bo_create_reserved(ring->adev, 128 * 1024, PAGE_SIZE,
346 AMDGPU_GEM_DOMAIN_VRAM,
351 r = uvd_v7_0_enc_get_create_msg(ring, 1, bo, NULL);
355 r = uvd_v7_0_enc_get_destroy_msg(ring, 1, bo, &fence);
359 r = dma_fence_wait_timeout(fence, false, timeout);
366 dma_fence_put(fence);
367 amdgpu_bo_unreserve(bo);
368 amdgpu_bo_unref(&bo);
372 static int uvd_v7_0_early_init(void *handle)
374 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
376 if (adev->asic_type == CHIP_VEGA20) {
380 adev->uvd.num_uvd_inst = UVD7_MAX_HW_INSTANCES_VEGA20;
381 for (i = 0; i < adev->uvd.num_uvd_inst; i++) {
382 harvest = RREG32_SOC15(UVD, i, mmUVD_PG0_CC_UVD_HARVESTING);
383 if (harvest & UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK) {
384 adev->uvd.harvest_config |= 1 << i;
387 if (adev->uvd.harvest_config == (AMDGPU_UVD_HARVEST_UVD0 |
388 AMDGPU_UVD_HARVEST_UVD1))
389 /* both instances are harvested, disable the block */
392 adev->uvd.num_uvd_inst = 1;
395 if (amdgpu_sriov_vf(adev))
396 adev->uvd.num_enc_rings = 1;
398 adev->uvd.num_enc_rings = 2;
399 uvd_v7_0_set_ring_funcs(adev);
400 uvd_v7_0_set_enc_ring_funcs(adev);
401 uvd_v7_0_set_irq_funcs(adev);
406 static int uvd_v7_0_sw_init(void *handle)
408 struct amdgpu_ring *ring;
411 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
413 for (j = 0; j < adev->uvd.num_uvd_inst; j++) {
414 if (adev->uvd.harvest_config & (1 << j))
417 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], UVD_7_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT, &adev->uvd.inst[j].irq);
422 for (i = 0; i < adev->uvd.num_enc_rings; ++i) {
423 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], i + UVD_7_0__SRCID__UVD_ENC_GEN_PURP, &adev->uvd.inst[j].irq);
429 r = amdgpu_uvd_sw_init(adev);
433 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
434 const struct common_firmware_header *hdr;
435 hdr = (const struct common_firmware_header *)adev->uvd.fw->data;
436 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].ucode_id = AMDGPU_UCODE_ID_UVD;
437 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].fw = adev->uvd.fw;
438 adev->firmware.fw_size +=
439 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE);
441 if (adev->uvd.num_uvd_inst == UVD7_MAX_HW_INSTANCES_VEGA20) {
442 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].ucode_id = AMDGPU_UCODE_ID_UVD1;
443 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].fw = adev->uvd.fw;
444 adev->firmware.fw_size +=
445 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE);
447 DRM_INFO("PSP loading UVD firmware\n");
450 for (j = 0; j < adev->uvd.num_uvd_inst; j++) {
451 if (adev->uvd.harvest_config & (1 << j))
453 if (!amdgpu_sriov_vf(adev)) {
454 ring = &adev->uvd.inst[j].ring;
455 sprintf(ring->name, "uvd_%d", ring->me);
456 r = amdgpu_ring_init(adev, ring, 512,
457 &adev->uvd.inst[j].irq, 0,
458 AMDGPU_RING_PRIO_DEFAULT);
463 for (i = 0; i < adev->uvd.num_enc_rings; ++i) {
464 ring = &adev->uvd.inst[j].ring_enc[i];
465 sprintf(ring->name, "uvd_enc_%d.%d", ring->me, i);
466 if (amdgpu_sriov_vf(adev)) {
467 ring->use_doorbell = true;
469 /* currently only use the first enconding ring for
470 * sriov, so set unused location for other unused rings.
473 ring->doorbell_index = adev->doorbell_index.uvd_vce.uvd_ring0_1 * 2;
475 ring->doorbell_index = adev->doorbell_index.uvd_vce.uvd_ring2_3 * 2 + 1;
477 r = amdgpu_ring_init(adev, ring, 512,
478 &adev->uvd.inst[j].irq, 0,
479 AMDGPU_RING_PRIO_DEFAULT);
485 r = amdgpu_uvd_resume(adev);
489 r = amdgpu_uvd_entity_init(adev);
493 r = amdgpu_virt_alloc_mm_table(adev);
500 static int uvd_v7_0_sw_fini(void *handle)
503 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
505 amdgpu_virt_free_mm_table(adev);
507 r = amdgpu_uvd_suspend(adev);
511 for (j = 0; j < adev->uvd.num_uvd_inst; ++j) {
512 if (adev->uvd.harvest_config & (1 << j))
514 for (i = 0; i < adev->uvd.num_enc_rings; ++i)
515 amdgpu_ring_fini(&adev->uvd.inst[j].ring_enc[i]);
517 return amdgpu_uvd_sw_fini(adev);
521 * uvd_v7_0_hw_init - start and test UVD block
523 * @handle: handle used to pass amdgpu_device pointer
525 * Initialize the hardware, boot up the VCPU and do some testing
527 static int uvd_v7_0_hw_init(void *handle)
529 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
530 struct amdgpu_ring *ring;
534 if (amdgpu_sriov_vf(adev))
535 r = uvd_v7_0_sriov_start(adev);
537 r = uvd_v7_0_start(adev);
541 for (j = 0; j < adev->uvd.num_uvd_inst; ++j) {
542 if (adev->uvd.harvest_config & (1 << j))
544 ring = &adev->uvd.inst[j].ring;
546 if (!amdgpu_sriov_vf(adev)) {
547 r = amdgpu_ring_test_helper(ring);
551 r = amdgpu_ring_alloc(ring, 10);
553 DRM_ERROR("amdgpu: (%d)ring failed to lock UVD ring (%d).\n", j, r);
557 tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,
558 mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL), 0);
559 amdgpu_ring_write(ring, tmp);
560 amdgpu_ring_write(ring, 0xFFFFF);
562 tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,
563 mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL), 0);
564 amdgpu_ring_write(ring, tmp);
565 amdgpu_ring_write(ring, 0xFFFFF);
567 tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,
568 mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL), 0);
569 amdgpu_ring_write(ring, tmp);
570 amdgpu_ring_write(ring, 0xFFFFF);
572 /* Clear timeout status bits */
573 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,
574 mmUVD_SEMA_TIMEOUT_STATUS), 0));
575 amdgpu_ring_write(ring, 0x8);
577 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,
578 mmUVD_SEMA_CNTL), 0));
579 amdgpu_ring_write(ring, 3);
581 amdgpu_ring_commit(ring);
584 for (i = 0; i < adev->uvd.num_enc_rings; ++i) {
585 ring = &adev->uvd.inst[j].ring_enc[i];
586 r = amdgpu_ring_test_helper(ring);
593 DRM_INFO("UVD and UVD ENC initialized successfully.\n");
599 * uvd_v7_0_hw_fini - stop the hardware block
601 * @handle: handle used to pass amdgpu_device pointer
603 * Stop the UVD block, mark ring as not ready any more
605 static int uvd_v7_0_hw_fini(void *handle)
607 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
609 if (!amdgpu_sriov_vf(adev))
612 /* full access mode, so don't touch any UVD register */
613 DRM_DEBUG("For SRIOV client, shouldn't do anything.\n");
619 static int uvd_v7_0_suspend(void *handle)
622 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
624 r = uvd_v7_0_hw_fini(adev);
628 return amdgpu_uvd_suspend(adev);
631 static int uvd_v7_0_resume(void *handle)
634 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
636 r = amdgpu_uvd_resume(adev);
640 return uvd_v7_0_hw_init(adev);
644 * uvd_v7_0_mc_resume - memory controller programming
646 * @adev: amdgpu_device pointer
648 * Let the UVD memory controller know it's offsets
650 static void uvd_v7_0_mc_resume(struct amdgpu_device *adev)
652 uint32_t size = AMDGPU_UVD_FIRMWARE_SIZE(adev);
656 for (i = 0; i < adev->uvd.num_uvd_inst; ++i) {
657 if (adev->uvd.harvest_config & (1 << i))
659 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
660 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,
662 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo:
663 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_lo);
664 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,
666 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi:
667 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_hi);
668 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0, 0);
671 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,
672 lower_32_bits(adev->uvd.inst[i].gpu_addr));
673 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,
674 upper_32_bits(adev->uvd.inst[i].gpu_addr));
676 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0,
677 AMDGPU_UVD_FIRMWARE_OFFSET >> 3);
680 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size);
682 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,
683 lower_32_bits(adev->uvd.inst[i].gpu_addr + offset));
684 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,
685 upper_32_bits(adev->uvd.inst[i].gpu_addr + offset));
686 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET1, (1 << 21));
687 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_UVD_HEAP_SIZE);
689 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,
690 lower_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));
691 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,
692 upper_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));
693 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET2, (2 << 21));
694 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE2,
695 AMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));
697 WREG32_SOC15(UVD, i, mmUVD_UDEC_ADDR_CONFIG,
698 adev->gfx.config.gb_addr_config);
699 WREG32_SOC15(UVD, i, mmUVD_UDEC_DB_ADDR_CONFIG,
700 adev->gfx.config.gb_addr_config);
701 WREG32_SOC15(UVD, i, mmUVD_UDEC_DBW_ADDR_CONFIG,
702 adev->gfx.config.gb_addr_config);
704 WREG32_SOC15(UVD, i, mmUVD_GP_SCRATCH4, adev->uvd.max_handles);
708 static int uvd_v7_0_mmsch_start(struct amdgpu_device *adev,
709 struct amdgpu_mm_table *table)
711 uint32_t data = 0, loop;
712 uint64_t addr = table->gpu_addr;
713 struct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)table->cpu_addr;
717 size = header->header_size + header->vce_table_size + header->uvd_table_size;
719 /* 1, write to vce_mmsch_vf_ctx_addr_lo/hi register with GPU mc addr of memory descriptor location */
720 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_LO, lower_32_bits(addr));
721 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_HI, upper_32_bits(addr));
723 /* 2, update vmid of descriptor */
724 data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID);
725 data &= ~VCE_MMSCH_VF_VMID__VF_CTX_VMID_MASK;
726 data |= (0 << VCE_MMSCH_VF_VMID__VF_CTX_VMID__SHIFT); /* use domain0 for MM scheduler */
727 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID, data);
729 /* 3, notify mmsch about the size of this descriptor */
730 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_SIZE, size);
732 /* 4, set resp to zero */
733 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP, 0);
735 for (i = 0; i < adev->uvd.num_uvd_inst; ++i) {
736 if (adev->uvd.harvest_config & (1 << i))
738 WDOORBELL32(adev->uvd.inst[i].ring_enc[0].doorbell_index, 0);
739 adev->wb.wb[adev->uvd.inst[i].ring_enc[0].wptr_offs] = 0;
740 adev->uvd.inst[i].ring_enc[0].wptr = 0;
741 adev->uvd.inst[i].ring_enc[0].wptr_old = 0;
743 /* 5, kick off the initialization and wait until VCE_MMSCH_VF_MAILBOX_RESP becomes non-zero */
744 WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_HOST, 0x10000001);
746 data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);
748 while ((data & 0x10000002) != 0x10000002) {
750 data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);
757 dev_err(adev->dev, "failed to init MMSCH, mmVCE_MMSCH_VF_MAILBOX_RESP = %x\n", data);
764 static int uvd_v7_0_sriov_start(struct amdgpu_device *adev)
766 struct amdgpu_ring *ring;
767 uint32_t offset, size, tmp;
768 uint32_t table_size = 0;
769 struct mmsch_v1_0_cmd_direct_write direct_wt = { {0} };
770 struct mmsch_v1_0_cmd_direct_read_modify_write direct_rd_mod_wt = { {0} };
771 struct mmsch_v1_0_cmd_direct_polling direct_poll = { {0} };
772 struct mmsch_v1_0_cmd_end end = { {0} };
773 uint32_t *init_table = adev->virt.mm_table.cpu_addr;
774 struct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)init_table;
777 direct_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_WRITE;
778 direct_rd_mod_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;
779 direct_poll.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_POLLING;
780 end.cmd_header.command_type = MMSCH_COMMAND__END;
782 if (header->uvd_table_offset == 0 && header->uvd_table_size == 0) {
783 header->version = MMSCH_VERSION;
784 header->header_size = sizeof(struct mmsch_v1_0_init_header) >> 2;
786 if (header->vce_table_offset == 0 && header->vce_table_size == 0)
787 header->uvd_table_offset = header->header_size;
789 header->uvd_table_offset = header->vce_table_size + header->vce_table_offset;
791 init_table += header->uvd_table_offset;
793 for (i = 0; i < adev->uvd.num_uvd_inst; ++i) {
794 if (adev->uvd.harvest_config & (1 << i))
796 ring = &adev->uvd.inst[i].ring;
798 size = AMDGPU_GPU_PAGE_ALIGN(adev->uvd.fw->size + 4);
800 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),
801 0xFFFFFFFF, 0x00000004);
803 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
804 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,
805 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),
806 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo);
807 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,
808 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),
809 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi);
810 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0), 0);
813 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),
814 lower_32_bits(adev->uvd.inst[i].gpu_addr));
815 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),
816 upper_32_bits(adev->uvd.inst[i].gpu_addr));
818 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0),
819 AMDGPU_UVD_FIRMWARE_OFFSET >> 3);
823 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), size);
825 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),
826 lower_32_bits(adev->uvd.inst[i].gpu_addr + offset));
827 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),
828 upper_32_bits(adev->uvd.inst[i].gpu_addr + offset));
829 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET1), (1 << 21));
830 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_UVD_HEAP_SIZE);
832 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),
833 lower_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));
834 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),
835 upper_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));
836 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET2), (2 << 21));
837 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE2),
838 AMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));
840 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_GP_SCRATCH4), adev->uvd.max_handles);
843 /* disable clock gating */
844 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_CGC_CTRL),
845 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK, 0);
847 /* disable interupt */
848 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),
849 ~UVD_MASTINT_EN__VCPU_EN_MASK, 0);
851 /* stall UMC and register bus before resetting VCPU */
852 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
853 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,
854 UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);
856 /* put LMI, VCPU, RBC etc... into reset */
857 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),
858 (uint32_t)(UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |
859 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |
860 UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |
861 UVD_SOFT_RESET__RBC_SOFT_RESET_MASK |
862 UVD_SOFT_RESET__CSM_SOFT_RESET_MASK |
863 UVD_SOFT_RESET__CXW_SOFT_RESET_MASK |
864 UVD_SOFT_RESET__TAP_SOFT_RESET_MASK |
865 UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK));
867 /* initialize UVD memory controller */
868 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL),
869 (uint32_t)((0x40 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |
870 UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |
871 UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |
872 UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |
873 UVD_LMI_CTRL__REQ_MODE_MASK |
876 /* take all subblocks out of reset, except VCPU */
877 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),
878 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
880 /* enable VCPU clock */
881 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL),
882 UVD_VCPU_CNTL__CLK_EN_MASK);
884 /* enable master interrupt */
885 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),
886 ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),
887 (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));
889 /* clear the bit 4 of UVD_STATUS */
890 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),
891 ~(2 << UVD_STATUS__VCPU_REPORT__SHIFT), 0);
893 /* force RBC into idle state */
894 size = order_base_2(ring->ring_size);
895 tmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, size);
896 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);
897 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RBC_RB_CNTL), tmp);
899 ring = &adev->uvd.inst[i].ring_enc[0];
901 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_LO), ring->gpu_addr);
902 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_HI), upper_32_bits(ring->gpu_addr));
903 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_SIZE), ring->ring_size / 4);
905 /* boot up the VCPU */
906 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET), 0);
909 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
910 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK, 0);
912 MMSCH_V1_0_INSERT_DIRECT_POLL(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS), 0x02, 0x02);
915 memcpy((void *)init_table, &end, sizeof(struct mmsch_v1_0_cmd_end));
916 table_size += sizeof(struct mmsch_v1_0_cmd_end) / 4;
917 header->uvd_table_size = table_size;
920 return uvd_v7_0_mmsch_start(adev, &adev->virt.mm_table);
924 * uvd_v7_0_start - start UVD block
926 * @adev: amdgpu_device pointer
928 * Setup and start the UVD block
930 static int uvd_v7_0_start(struct amdgpu_device *adev)
932 struct amdgpu_ring *ring;
933 uint32_t rb_bufsz, tmp;
934 uint32_t lmi_swap_cntl;
935 uint32_t mp_swap_cntl;
938 for (k = 0; k < adev->uvd.num_uvd_inst; ++k) {
939 if (adev->uvd.harvest_config & (1 << k))
942 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_POWER_STATUS), 0,
943 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK);
946 /* disable byte swapping */
950 uvd_v7_0_mc_resume(adev);
952 for (k = 0; k < adev->uvd.num_uvd_inst; ++k) {
953 if (adev->uvd.harvest_config & (1 << k))
955 ring = &adev->uvd.inst[k].ring;
956 /* disable clock gating */
957 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_CGC_CTRL), 0,
958 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK);
960 /* disable interupt */
961 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN), 0,
962 ~UVD_MASTINT_EN__VCPU_EN_MASK);
964 /* stall UMC and register bus before resetting VCPU */
965 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2),
966 UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,
967 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);
970 /* put LMI, VCPU, RBC etc... into reset */
971 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,
972 UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |
973 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |
974 UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |
975 UVD_SOFT_RESET__RBC_SOFT_RESET_MASK |
976 UVD_SOFT_RESET__CSM_SOFT_RESET_MASK |
977 UVD_SOFT_RESET__CXW_SOFT_RESET_MASK |
978 UVD_SOFT_RESET__TAP_SOFT_RESET_MASK |
979 UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);
982 /* initialize UVD memory controller */
983 WREG32_SOC15(UVD, k, mmUVD_LMI_CTRL,
984 (0x40 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |
985 UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |
986 UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |
987 UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |
988 UVD_LMI_CTRL__REQ_MODE_MASK |
992 /* swap (8 in 32) RB and IB */
996 WREG32_SOC15(UVD, k, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl);
997 WREG32_SOC15(UVD, k, mmUVD_MP_SWAP_CNTL, mp_swap_cntl);
999 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA0, 0x40c2040);
1000 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA1, 0x0);
1001 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB0, 0x40c2040);
1002 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB1, 0x0);
1003 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_ALU, 0);
1004 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUX, 0x88);
1006 /* take all subblocks out of reset, except VCPU */
1007 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,
1008 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
1011 /* enable VCPU clock */
1012 WREG32_SOC15(UVD, k, mmUVD_VCPU_CNTL,
1013 UVD_VCPU_CNTL__CLK_EN_MASK);
1016 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2), 0,
1017 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);
1019 /* boot up the VCPU */
1020 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET, 0);
1023 for (i = 0; i < 10; ++i) {
1026 for (j = 0; j < 100; ++j) {
1027 status = RREG32_SOC15(UVD, k, mmUVD_STATUS);
1036 DRM_ERROR("UVD(%d) not responding, trying to reset the VCPU!!!\n", k);
1037 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET),
1038 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,
1039 ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
1041 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET), 0,
1042 ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
1048 DRM_ERROR("UVD(%d) not responding, giving up!!!\n", k);
1051 /* enable master interrupt */
1052 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN),
1053 (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),
1054 ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));
1056 /* clear the bit 4 of UVD_STATUS */
1057 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_STATUS), 0,
1058 ~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));
1060 /* force RBC into idle state */
1061 rb_bufsz = order_base_2(ring->ring_size);
1062 tmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);
1063 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);
1064 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);
1065 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_WPTR_POLL_EN, 0);
1066 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);
1067 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);
1068 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_CNTL, tmp);
1070 /* set the write pointer delay */
1071 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR_CNTL, 0);
1073 /* set the wb address */
1074 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR_ADDR,
1075 (upper_32_bits(ring->gpu_addr) >> 2));
1077 /* program the RB_BASE for ring buffer */
1078 WREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,
1079 lower_32_bits(ring->gpu_addr));
1080 WREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,
1081 upper_32_bits(ring->gpu_addr));
1083 /* Initialize the ring buffer's read and write pointers */
1084 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR, 0);
1086 ring->wptr = RREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR);
1087 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR,
1088 lower_32_bits(ring->wptr));
1090 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_RBC_RB_CNTL), 0,
1091 ~UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK);
1093 ring = &adev->uvd.inst[k].ring_enc[0];
1094 WREG32_SOC15(UVD, k, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));
1095 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));
1096 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO, ring->gpu_addr);
1097 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));
1098 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE, ring->ring_size / 4);
1100 ring = &adev->uvd.inst[k].ring_enc[1];
1101 WREG32_SOC15(UVD, k, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));
1102 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));
1103 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO2, ring->gpu_addr);
1104 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));
1105 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE2, ring->ring_size / 4);
1111 * uvd_v7_0_stop - stop UVD block
1113 * @adev: amdgpu_device pointer
1115 * stop the UVD block
1117 static void uvd_v7_0_stop(struct amdgpu_device *adev)
1121 for (i = 0; i < adev->uvd.num_uvd_inst; ++i) {
1122 if (adev->uvd.harvest_config & (1 << i))
1124 /* force RBC into idle state */
1125 WREG32_SOC15(UVD, i, mmUVD_RBC_RB_CNTL, 0x11010101);
1127 /* Stall UMC and register bus before resetting VCPU */
1128 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
1129 UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,
1130 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);
1133 /* put VCPU into reset */
1134 WREG32_SOC15(UVD, i, mmUVD_SOFT_RESET,
1135 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
1138 /* disable VCPU clock */
1139 WREG32_SOC15(UVD, i, mmUVD_VCPU_CNTL, 0x0);
1141 /* Unstall UMC and register bus */
1142 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2), 0,
1143 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);
1148 * uvd_v7_0_ring_emit_fence - emit an fence & trap command
1150 * @ring: amdgpu_ring pointer
1152 * @seq: sequence number
1153 * @flags: fence related flags
1155 * Write a fence and a trap command to the ring.
1157 static void uvd_v7_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
1160 struct amdgpu_device *adev = ring->adev;
1162 WARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);
1164 amdgpu_ring_write(ring,
1165 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0));
1166 amdgpu_ring_write(ring, seq);
1167 amdgpu_ring_write(ring,
1168 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));
1169 amdgpu_ring_write(ring, addr & 0xffffffff);
1170 amdgpu_ring_write(ring,
1171 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));
1172 amdgpu_ring_write(ring, upper_32_bits(addr) & 0xff);
1173 amdgpu_ring_write(ring,
1174 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));
1175 amdgpu_ring_write(ring, 0);
1177 amdgpu_ring_write(ring,
1178 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));
1179 amdgpu_ring_write(ring, 0);
1180 amdgpu_ring_write(ring,
1181 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));
1182 amdgpu_ring_write(ring, 0);
1183 amdgpu_ring_write(ring,
1184 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));
1185 amdgpu_ring_write(ring, 2);
1189 * uvd_v7_0_enc_ring_emit_fence - emit an enc fence & trap command
1191 * @ring: amdgpu_ring pointer
1193 * @seq: sequence number
1194 * @flags: fence related flags
1196 * Write enc a fence and a trap command to the ring.
1198 static void uvd_v7_0_enc_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,
1199 u64 seq, unsigned flags)
1202 WARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);
1204 amdgpu_ring_write(ring, HEVC_ENC_CMD_FENCE);
1205 amdgpu_ring_write(ring, addr);
1206 amdgpu_ring_write(ring, upper_32_bits(addr));
1207 amdgpu_ring_write(ring, seq);
1208 amdgpu_ring_write(ring, HEVC_ENC_CMD_TRAP);
1212 * uvd_v7_0_ring_emit_hdp_flush - skip HDP flushing
1214 * @ring: amdgpu_ring pointer
1216 static void uvd_v7_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)
1218 /* The firmware doesn't seem to like touching registers at this point. */
1222 * uvd_v7_0_ring_test_ring - register write test
1224 * @ring: amdgpu_ring pointer
1226 * Test if we can successfully write to the context register
1228 static int uvd_v7_0_ring_test_ring(struct amdgpu_ring *ring)
1230 struct amdgpu_device *adev = ring->adev;
1235 WREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID, 0xCAFEDEAD);
1236 r = amdgpu_ring_alloc(ring, 3);
1240 amdgpu_ring_write(ring,
1241 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0));
1242 amdgpu_ring_write(ring, 0xDEADBEEF);
1243 amdgpu_ring_commit(ring);
1244 for (i = 0; i < adev->usec_timeout; i++) {
1245 tmp = RREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID);
1246 if (tmp == 0xDEADBEEF)
1251 if (i >= adev->usec_timeout)
1258 * uvd_v7_0_ring_patch_cs_in_place - Patch the IB for command submission.
1260 * @p: the CS parser with the IBs
1261 * @ib_idx: which IB to patch
1264 static int uvd_v7_0_ring_patch_cs_in_place(struct amdgpu_cs_parser *p,
1267 struct amdgpu_ring *ring = to_amdgpu_ring(p->entity->rq->sched);
1268 struct amdgpu_ib *ib = &p->job->ibs[ib_idx];
1271 /* No patching necessary for the first instance */
1275 for (i = 0; i < ib->length_dw; i += 2) {
1276 uint32_t reg = amdgpu_get_ib_value(p, ib_idx, i);
1278 reg -= p->adev->reg_offset[UVD_HWIP][0][1];
1279 reg += p->adev->reg_offset[UVD_HWIP][1][1];
1281 amdgpu_set_ib_value(p, ib_idx, i, reg);
1287 * uvd_v7_0_ring_emit_ib - execute indirect buffer
1289 * @ring: amdgpu_ring pointer
1290 * @job: job to retrieve vmid from
1291 * @ib: indirect buffer to execute
1294 * Write ring commands to execute the indirect buffer
1296 static void uvd_v7_0_ring_emit_ib(struct amdgpu_ring *ring,
1297 struct amdgpu_job *job,
1298 struct amdgpu_ib *ib,
1301 struct amdgpu_device *adev = ring->adev;
1302 unsigned vmid = AMDGPU_JOB_GET_VMID(job);
1304 amdgpu_ring_write(ring,
1305 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_VMID), 0));
1306 amdgpu_ring_write(ring, vmid);
1308 amdgpu_ring_write(ring,
1309 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_64BIT_BAR_LOW), 0));
1310 amdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));
1311 amdgpu_ring_write(ring,
1312 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH), 0));
1313 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));
1314 amdgpu_ring_write(ring,
1315 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_RBC_IB_SIZE), 0));
1316 amdgpu_ring_write(ring, ib->length_dw);
1320 * uvd_v7_0_enc_ring_emit_ib - enc execute indirect buffer
1322 * @ring: amdgpu_ring pointer
1323 * @job: job to retrive vmid from
1324 * @ib: indirect buffer to execute
1327 * Write enc ring commands to execute the indirect buffer
1329 static void uvd_v7_0_enc_ring_emit_ib(struct amdgpu_ring *ring,
1330 struct amdgpu_job *job,
1331 struct amdgpu_ib *ib,
1334 unsigned vmid = AMDGPU_JOB_GET_VMID(job);
1336 amdgpu_ring_write(ring, HEVC_ENC_CMD_IB_VM);
1337 amdgpu_ring_write(ring, vmid);
1338 amdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));
1339 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));
1340 amdgpu_ring_write(ring, ib->length_dw);
1343 static void uvd_v7_0_ring_emit_wreg(struct amdgpu_ring *ring,
1344 uint32_t reg, uint32_t val)
1346 struct amdgpu_device *adev = ring->adev;
1348 amdgpu_ring_write(ring,
1349 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));
1350 amdgpu_ring_write(ring, reg << 2);
1351 amdgpu_ring_write(ring,
1352 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));
1353 amdgpu_ring_write(ring, val);
1354 amdgpu_ring_write(ring,
1355 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));
1356 amdgpu_ring_write(ring, 8);
1359 static void uvd_v7_0_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,
1360 uint32_t val, uint32_t mask)
1362 struct amdgpu_device *adev = ring->adev;
1364 amdgpu_ring_write(ring,
1365 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));
1366 amdgpu_ring_write(ring, reg << 2);
1367 amdgpu_ring_write(ring,
1368 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));
1369 amdgpu_ring_write(ring, val);
1370 amdgpu_ring_write(ring,
1371 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GP_SCRATCH8), 0));
1372 amdgpu_ring_write(ring, mask);
1373 amdgpu_ring_write(ring,
1374 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));
1375 amdgpu_ring_write(ring, 12);
1378 static void uvd_v7_0_ring_emit_vm_flush(struct amdgpu_ring *ring,
1379 unsigned vmid, uint64_t pd_addr)
1381 struct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->funcs->vmhub];
1382 uint32_t data0, data1, mask;
1384 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);
1386 /* wait for reg writes */
1387 data0 = hub->ctx0_ptb_addr_lo32 + vmid * hub->ctx_addr_distance;
1388 data1 = lower_32_bits(pd_addr);
1390 uvd_v7_0_ring_emit_reg_wait(ring, data0, data1, mask);
1393 static void uvd_v7_0_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)
1395 struct amdgpu_device *adev = ring->adev;
1398 WARN_ON(ring->wptr % 2 || count % 2);
1400 for (i = 0; i < count / 2; i++) {
1401 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_NO_OP), 0));
1402 amdgpu_ring_write(ring, 0);
1406 static void uvd_v7_0_enc_ring_insert_end(struct amdgpu_ring *ring)
1408 amdgpu_ring_write(ring, HEVC_ENC_CMD_END);
1411 static void uvd_v7_0_enc_ring_emit_reg_wait(struct amdgpu_ring *ring,
1412 uint32_t reg, uint32_t val,
1415 amdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WAIT);
1416 amdgpu_ring_write(ring, reg << 2);
1417 amdgpu_ring_write(ring, mask);
1418 amdgpu_ring_write(ring, val);
1421 static void uvd_v7_0_enc_ring_emit_vm_flush(struct amdgpu_ring *ring,
1422 unsigned int vmid, uint64_t pd_addr)
1424 struct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->funcs->vmhub];
1426 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);
1428 /* wait for reg writes */
1429 uvd_v7_0_enc_ring_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 +
1430 vmid * hub->ctx_addr_distance,
1431 lower_32_bits(pd_addr), 0xffffffff);
1434 static void uvd_v7_0_enc_ring_emit_wreg(struct amdgpu_ring *ring,
1435 uint32_t reg, uint32_t val)
1437 amdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WRITE);
1438 amdgpu_ring_write(ring, reg << 2);
1439 amdgpu_ring_write(ring, val);
1443 static bool uvd_v7_0_is_idle(void *handle)
1445 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1447 return !(RREG32(mmSRBM_STATUS) & SRBM_STATUS__UVD_BUSY_MASK);
1450 static int uvd_v7_0_wait_for_idle(void *handle)
1453 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1455 for (i = 0; i < adev->usec_timeout; i++) {
1456 if (uvd_v7_0_is_idle(handle))
1462 #define AMDGPU_UVD_STATUS_BUSY_MASK 0xfd
1463 static bool uvd_v7_0_check_soft_reset(void *handle)
1465 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1466 u32 srbm_soft_reset = 0;
1467 u32 tmp = RREG32(mmSRBM_STATUS);
1469 if (REG_GET_FIELD(tmp, SRBM_STATUS, UVD_RQ_PENDING) ||
1470 REG_GET_FIELD(tmp, SRBM_STATUS, UVD_BUSY) ||
1471 (RREG32_SOC15(UVD, ring->me, mmUVD_STATUS) &
1472 AMDGPU_UVD_STATUS_BUSY_MASK))
1473 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1474 SRBM_SOFT_RESET, SOFT_RESET_UVD, 1);
1476 if (srbm_soft_reset) {
1477 adev->uvd.inst[ring->me].srbm_soft_reset = srbm_soft_reset;
1480 adev->uvd.inst[ring->me].srbm_soft_reset = 0;
1485 static int uvd_v7_0_pre_soft_reset(void *handle)
1487 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1489 if (!adev->uvd.inst[ring->me].srbm_soft_reset)
1492 uvd_v7_0_stop(adev);
1496 static int uvd_v7_0_soft_reset(void *handle)
1498 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1499 u32 srbm_soft_reset;
1501 if (!adev->uvd.inst[ring->me].srbm_soft_reset)
1503 srbm_soft_reset = adev->uvd.inst[ring->me].srbm_soft_reset;
1505 if (srbm_soft_reset) {
1508 tmp = RREG32(mmSRBM_SOFT_RESET);
1509 tmp |= srbm_soft_reset;
1510 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
1511 WREG32(mmSRBM_SOFT_RESET, tmp);
1512 tmp = RREG32(mmSRBM_SOFT_RESET);
1516 tmp &= ~srbm_soft_reset;
1517 WREG32(mmSRBM_SOFT_RESET, tmp);
1518 tmp = RREG32(mmSRBM_SOFT_RESET);
1520 /* Wait a little for things to settle down */
1527 static int uvd_v7_0_post_soft_reset(void *handle)
1529 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1531 if (!adev->uvd.inst[ring->me].srbm_soft_reset)
1536 return uvd_v7_0_start(adev);
1540 static int uvd_v7_0_set_interrupt_state(struct amdgpu_device *adev,
1541 struct amdgpu_irq_src *source,
1543 enum amdgpu_interrupt_state state)
1549 static int uvd_v7_0_process_interrupt(struct amdgpu_device *adev,
1550 struct amdgpu_irq_src *source,
1551 struct amdgpu_iv_entry *entry)
1553 uint32_t ip_instance;
1555 switch (entry->client_id) {
1556 case SOC15_IH_CLIENTID_UVD:
1559 case SOC15_IH_CLIENTID_UVD1:
1563 DRM_ERROR("Unhandled client id: %d\n", entry->client_id);
1567 DRM_DEBUG("IH: UVD TRAP\n");
1569 switch (entry->src_id) {
1571 amdgpu_fence_process(&adev->uvd.inst[ip_instance].ring);
1574 amdgpu_fence_process(&adev->uvd.inst[ip_instance].ring_enc[0]);
1577 if (!amdgpu_sriov_vf(adev))
1578 amdgpu_fence_process(&adev->uvd.inst[ip_instance].ring_enc[1]);
1581 DRM_ERROR("Unhandled interrupt: %d %d\n",
1582 entry->src_id, entry->src_data[0]);
1590 static void uvd_v7_0_set_sw_clock_gating(struct amdgpu_device *adev)
1592 uint32_t data, data1, data2, suvd_flags;
1594 data = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_CTRL);
1595 data1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);
1596 data2 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL);
1598 data &= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK |
1599 UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK);
1601 suvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |
1602 UVD_SUVD_CGC_GATE__SIT_MASK |
1603 UVD_SUVD_CGC_GATE__SMP_MASK |
1604 UVD_SUVD_CGC_GATE__SCM_MASK |
1605 UVD_SUVD_CGC_GATE__SDB_MASK;
1607 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |
1608 (1 << REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_GATE_DLY_TIMER)) |
1609 (4 << REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_OFF_DELAY));
1611 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
1612 UVD_CGC_CTRL__UDEC_CM_MODE_MASK |
1613 UVD_CGC_CTRL__UDEC_IT_MODE_MASK |
1614 UVD_CGC_CTRL__UDEC_DB_MODE_MASK |
1615 UVD_CGC_CTRL__UDEC_MP_MODE_MASK |
1616 UVD_CGC_CTRL__SYS_MODE_MASK |
1617 UVD_CGC_CTRL__UDEC_MODE_MASK |
1618 UVD_CGC_CTRL__MPEG2_MODE_MASK |
1619 UVD_CGC_CTRL__REGS_MODE_MASK |
1620 UVD_CGC_CTRL__RBC_MODE_MASK |
1621 UVD_CGC_CTRL__LMI_MC_MODE_MASK |
1622 UVD_CGC_CTRL__LMI_UMC_MODE_MASK |
1623 UVD_CGC_CTRL__IDCT_MODE_MASK |
1624 UVD_CGC_CTRL__MPRD_MODE_MASK |
1625 UVD_CGC_CTRL__MPC_MODE_MASK |
1626 UVD_CGC_CTRL__LBSI_MODE_MASK |
1627 UVD_CGC_CTRL__LRBBM_MODE_MASK |
1628 UVD_CGC_CTRL__WCB_MODE_MASK |
1629 UVD_CGC_CTRL__VCPU_MODE_MASK |
1630 UVD_CGC_CTRL__JPEG_MODE_MASK |
1631 UVD_CGC_CTRL__JPEG2_MODE_MASK |
1632 UVD_CGC_CTRL__SCPU_MODE_MASK);
1633 data2 &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK |
1634 UVD_SUVD_CGC_CTRL__SIT_MODE_MASK |
1635 UVD_SUVD_CGC_CTRL__SMP_MODE_MASK |
1636 UVD_SUVD_CGC_CTRL__SCM_MODE_MASK |
1637 UVD_SUVD_CGC_CTRL__SDB_MODE_MASK);
1638 data1 |= suvd_flags;
1640 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_CTRL, data);
1641 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, 0);
1642 WREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE, data1);
1643 WREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL, data2);
1646 static void uvd_v7_0_set_hw_clock_gating(struct amdgpu_device *adev)
1648 uint32_t data, data1, cgc_flags, suvd_flags;
1650 data = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE);
1651 data1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);
1653 cgc_flags = UVD_CGC_GATE__SYS_MASK |
1654 UVD_CGC_GATE__UDEC_MASK |
1655 UVD_CGC_GATE__MPEG2_MASK |
1656 UVD_CGC_GATE__RBC_MASK |
1657 UVD_CGC_GATE__LMI_MC_MASK |
1658 UVD_CGC_GATE__IDCT_MASK |
1659 UVD_CGC_GATE__MPRD_MASK |
1660 UVD_CGC_GATE__MPC_MASK |
1661 UVD_CGC_GATE__LBSI_MASK |
1662 UVD_CGC_GATE__LRBBM_MASK |
1663 UVD_CGC_GATE__UDEC_RE_MASK |
1664 UVD_CGC_GATE__UDEC_CM_MASK |
1665 UVD_CGC_GATE__UDEC_IT_MASK |
1666 UVD_CGC_GATE__UDEC_DB_MASK |
1667 UVD_CGC_GATE__UDEC_MP_MASK |
1668 UVD_CGC_GATE__WCB_MASK |
1669 UVD_CGC_GATE__VCPU_MASK |
1670 UVD_CGC_GATE__SCPU_MASK |
1671 UVD_CGC_GATE__JPEG_MASK |
1672 UVD_CGC_GATE__JPEG2_MASK;
1674 suvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |
1675 UVD_SUVD_CGC_GATE__SIT_MASK |
1676 UVD_SUVD_CGC_GATE__SMP_MASK |
1677 UVD_SUVD_CGC_GATE__SCM_MASK |
1678 UVD_SUVD_CGC_GATE__SDB_MASK;
1681 data1 |= suvd_flags;
1683 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, data);
1684 WREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE, data1);
1687 static void uvd_v7_0_set_bypass_mode(struct amdgpu_device *adev, bool enable)
1689 u32 tmp = RREG32_SMC(ixGCK_DFS_BYPASS_CNTL);
1692 tmp |= (GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |
1693 GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);
1695 tmp &= ~(GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |
1696 GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);
1698 WREG32_SMC(ixGCK_DFS_BYPASS_CNTL, tmp);
1702 static int uvd_v7_0_set_clockgating_state(void *handle,
1703 enum amd_clockgating_state state)
1705 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1706 bool enable = (state == AMD_CG_STATE_GATE);
1708 uvd_v7_0_set_bypass_mode(adev, enable);
1710 if (!(adev->cg_flags & AMD_CG_SUPPORT_UVD_MGCG))
1714 /* disable HW gating and enable Sw gating */
1715 uvd_v7_0_set_sw_clock_gating(adev);
1717 /* wait for STATUS to clear */
1718 if (uvd_v7_0_wait_for_idle(handle))
1721 /* enable HW gates because UVD is idle */
1722 /* uvd_v7_0_set_hw_clock_gating(adev); */
1728 static int uvd_v7_0_set_powergating_state(void *handle,
1729 enum amd_powergating_state state)
1731 /* This doesn't actually powergate the UVD block.
1732 * That's done in the dpm code via the SMC. This
1733 * just re-inits the block as necessary. The actual
1734 * gating still happens in the dpm code. We should
1735 * revisit this when there is a cleaner line between
1736 * the smc and the hw blocks
1738 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1740 if (!(adev->pg_flags & AMD_PG_SUPPORT_UVD))
1743 WREG32_SOC15(UVD, ring->me, mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK);
1745 if (state == AMD_PG_STATE_GATE) {
1746 uvd_v7_0_stop(adev);
1749 return uvd_v7_0_start(adev);
1754 static int uvd_v7_0_set_clockgating_state(void *handle,
1755 enum amd_clockgating_state state)
1757 /* needed for driver unload*/
1761 const struct amd_ip_funcs uvd_v7_0_ip_funcs = {
1763 .early_init = uvd_v7_0_early_init,
1765 .sw_init = uvd_v7_0_sw_init,
1766 .sw_fini = uvd_v7_0_sw_fini,
1767 .hw_init = uvd_v7_0_hw_init,
1768 .hw_fini = uvd_v7_0_hw_fini,
1769 .suspend = uvd_v7_0_suspend,
1770 .resume = uvd_v7_0_resume,
1771 .is_idle = NULL /* uvd_v7_0_is_idle */,
1772 .wait_for_idle = NULL /* uvd_v7_0_wait_for_idle */,
1773 .check_soft_reset = NULL /* uvd_v7_0_check_soft_reset */,
1774 .pre_soft_reset = NULL /* uvd_v7_0_pre_soft_reset */,
1775 .soft_reset = NULL /* uvd_v7_0_soft_reset */,
1776 .post_soft_reset = NULL /* uvd_v7_0_post_soft_reset */,
1777 .set_clockgating_state = uvd_v7_0_set_clockgating_state,
1778 .set_powergating_state = NULL /* uvd_v7_0_set_powergating_state */,
1781 static const struct amdgpu_ring_funcs uvd_v7_0_ring_vm_funcs = {
1782 .type = AMDGPU_RING_TYPE_UVD,
1784 .support_64bit_ptrs = false,
1785 .no_user_fence = true,
1786 .vmhub = AMDGPU_MMHUB_0,
1787 .get_rptr = uvd_v7_0_ring_get_rptr,
1788 .get_wptr = uvd_v7_0_ring_get_wptr,
1789 .set_wptr = uvd_v7_0_ring_set_wptr,
1790 .patch_cs_in_place = uvd_v7_0_ring_patch_cs_in_place,
1792 6 + /* hdp invalidate */
1793 SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +
1794 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +
1795 8 + /* uvd_v7_0_ring_emit_vm_flush */
1796 14 + 14, /* uvd_v7_0_ring_emit_fence x2 vm fence */
1797 .emit_ib_size = 8, /* uvd_v7_0_ring_emit_ib */
1798 .emit_ib = uvd_v7_0_ring_emit_ib,
1799 .emit_fence = uvd_v7_0_ring_emit_fence,
1800 .emit_vm_flush = uvd_v7_0_ring_emit_vm_flush,
1801 .emit_hdp_flush = uvd_v7_0_ring_emit_hdp_flush,
1802 .test_ring = uvd_v7_0_ring_test_ring,
1803 .test_ib = amdgpu_uvd_ring_test_ib,
1804 .insert_nop = uvd_v7_0_ring_insert_nop,
1805 .pad_ib = amdgpu_ring_generic_pad_ib,
1806 .begin_use = amdgpu_uvd_ring_begin_use,
1807 .end_use = amdgpu_uvd_ring_end_use,
1808 .emit_wreg = uvd_v7_0_ring_emit_wreg,
1809 .emit_reg_wait = uvd_v7_0_ring_emit_reg_wait,
1810 .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,
1813 static const struct amdgpu_ring_funcs uvd_v7_0_enc_ring_vm_funcs = {
1814 .type = AMDGPU_RING_TYPE_UVD_ENC,
1816 .nop = HEVC_ENC_CMD_NO_OP,
1817 .support_64bit_ptrs = false,
1818 .no_user_fence = true,
1819 .vmhub = AMDGPU_MMHUB_0,
1820 .get_rptr = uvd_v7_0_enc_ring_get_rptr,
1821 .get_wptr = uvd_v7_0_enc_ring_get_wptr,
1822 .set_wptr = uvd_v7_0_enc_ring_set_wptr,
1824 3 + 3 + /* hdp flush / invalidate */
1825 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +
1826 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +
1827 4 + /* uvd_v7_0_enc_ring_emit_vm_flush */
1828 5 + 5 + /* uvd_v7_0_enc_ring_emit_fence x2 vm fence */
1829 1, /* uvd_v7_0_enc_ring_insert_end */
1830 .emit_ib_size = 5, /* uvd_v7_0_enc_ring_emit_ib */
1831 .emit_ib = uvd_v7_0_enc_ring_emit_ib,
1832 .emit_fence = uvd_v7_0_enc_ring_emit_fence,
1833 .emit_vm_flush = uvd_v7_0_enc_ring_emit_vm_flush,
1834 .test_ring = uvd_v7_0_enc_ring_test_ring,
1835 .test_ib = uvd_v7_0_enc_ring_test_ib,
1836 .insert_nop = amdgpu_ring_insert_nop,
1837 .insert_end = uvd_v7_0_enc_ring_insert_end,
1838 .pad_ib = amdgpu_ring_generic_pad_ib,
1839 .begin_use = amdgpu_uvd_ring_begin_use,
1840 .end_use = amdgpu_uvd_ring_end_use,
1841 .emit_wreg = uvd_v7_0_enc_ring_emit_wreg,
1842 .emit_reg_wait = uvd_v7_0_enc_ring_emit_reg_wait,
1843 .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,
1846 static void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev)
1850 for (i = 0; i < adev->uvd.num_uvd_inst; i++) {
1851 if (adev->uvd.harvest_config & (1 << i))
1853 adev->uvd.inst[i].ring.funcs = &uvd_v7_0_ring_vm_funcs;
1854 adev->uvd.inst[i].ring.me = i;
1855 DRM_INFO("UVD(%d) is enabled in VM mode\n", i);
1859 static void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev)
1863 for (j = 0; j < adev->uvd.num_uvd_inst; j++) {
1864 if (adev->uvd.harvest_config & (1 << j))
1866 for (i = 0; i < adev->uvd.num_enc_rings; ++i) {
1867 adev->uvd.inst[j].ring_enc[i].funcs = &uvd_v7_0_enc_ring_vm_funcs;
1868 adev->uvd.inst[j].ring_enc[i].me = j;
1871 DRM_INFO("UVD(%d) ENC is enabled in VM mode\n", j);
1875 static const struct amdgpu_irq_src_funcs uvd_v7_0_irq_funcs = {
1876 .set = uvd_v7_0_set_interrupt_state,
1877 .process = uvd_v7_0_process_interrupt,
1880 static void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev)
1884 for (i = 0; i < adev->uvd.num_uvd_inst; i++) {
1885 if (adev->uvd.harvest_config & (1 << i))
1887 adev->uvd.inst[i].irq.num_types = adev->uvd.num_enc_rings + 1;
1888 adev->uvd.inst[i].irq.funcs = &uvd_v7_0_irq_funcs;
1892 const struct amdgpu_ip_block_version uvd_v7_0_ip_block =
1894 .type = AMD_IP_BLOCK_TYPE_UVD,
1898 .funcs = &uvd_v7_0_ip_funcs,