2 * Copyright 2016 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
23 #include <linux/firmware.h>
24 #include <linux/slab.h>
25 #include <linux/module.h>
26 #include <linux/pci.h>
28 #include <drm/amdgpu_drm.h>
31 #include "amdgpu_atombios.h"
32 #include "amdgpu_ih.h"
33 #include "amdgpu_uvd.h"
34 #include "amdgpu_vce.h"
35 #include "amdgpu_ucode.h"
36 #include "amdgpu_psp.h"
40 #include "uvd/uvd_7_0_offset.h"
41 #include "gc/gc_9_0_offset.h"
42 #include "gc/gc_9_0_sh_mask.h"
43 #include "sdma0/sdma0_4_0_offset.h"
44 #include "sdma1/sdma1_4_0_offset.h"
45 #include "nbio/nbio_7_0_default.h"
46 #include "nbio/nbio_7_0_offset.h"
47 #include "nbio/nbio_7_0_sh_mask.h"
48 #include "nbio/nbio_7_0_smn.h"
49 #include "mp/mp_9_0_offset.h"
52 #include "soc15_common.h"
55 #include "gfxhub_v1_0.h"
56 #include "mmhub_v1_0.h"
59 #include "nbio_v6_1.h"
60 #include "nbio_v7_0.h"
61 #include "nbio_v7_4.h"
63 #include "vega10_ih.h"
64 #include "vega20_ih.h"
65 #include "navi10_ih.h"
66 #include "sdma_v4_0.h"
71 #include "jpeg_v2_0.h"
73 #include "jpeg_v2_5.h"
74 #include "smuio_v9_0.h"
75 #include "smuio_v11_0.h"
76 #include "smuio_v13_0.h"
77 #include "amdgpu_vkms.h"
79 #include "amdgpu_ras.h"
80 #include "amdgpu_xgmi.h"
81 #include <uapi/linux/kfd_ioctl.h>
83 #define mmMP0_MISC_CGTT_CTRL0 0x01b9
84 #define mmMP0_MISC_CGTT_CTRL0_BASE_IDX 0
85 #define mmMP0_MISC_LIGHT_SLEEP_CTRL 0x01ba
86 #define mmMP0_MISC_LIGHT_SLEEP_CTRL_BASE_IDX 0
88 static const struct amd_ip_funcs soc15_common_ip_funcs;
90 /* Vega, Raven, Arcturus */
91 static const struct amdgpu_video_codec_info vega_video_codecs_encode_array[] =
93 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
94 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
97 static const struct amdgpu_video_codecs vega_video_codecs_encode =
99 .codec_count = ARRAY_SIZE(vega_video_codecs_encode_array),
100 .codec_array = vega_video_codecs_encode_array,
104 static const struct amdgpu_video_codec_info vega_video_codecs_decode_array[] =
106 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4906, 3)},
107 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4906, 5)},
108 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4906, 52)},
109 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4906, 4)},
110 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 4096, 186)},
111 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
114 static const struct amdgpu_video_codecs vega_video_codecs_decode =
116 .codec_count = ARRAY_SIZE(vega_video_codecs_decode_array),
117 .codec_array = vega_video_codecs_decode_array,
121 static const struct amdgpu_video_codec_info rv_video_codecs_decode_array[] =
123 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4906, 3)},
124 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4906, 5)},
125 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4906, 52)},
126 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4906, 4)},
127 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 4096, 186)},
128 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
129 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 4096, 4096, 0)},
132 static const struct amdgpu_video_codecs rv_video_codecs_decode =
134 .codec_count = ARRAY_SIZE(rv_video_codecs_decode_array),
135 .codec_array = rv_video_codecs_decode_array,
138 /* Renoir, Arcturus */
139 static const struct amdgpu_video_codec_info rn_video_codecs_decode_array[] =
141 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4906, 3)},
142 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4906, 5)},
143 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4906, 52)},
144 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4906, 4)},
145 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
146 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
147 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
150 static const struct amdgpu_video_codecs rn_video_codecs_decode =
152 .codec_count = ARRAY_SIZE(rn_video_codecs_decode_array),
153 .codec_array = rn_video_codecs_decode_array,
156 static int soc15_query_video_codecs(struct amdgpu_device *adev, bool encode,
157 const struct amdgpu_video_codecs **codecs)
159 if (adev->ip_versions[VCE_HWIP][0]) {
160 switch (adev->ip_versions[VCE_HWIP][0]) {
161 case IP_VERSION(4, 0, 0):
162 case IP_VERSION(4, 1, 0):
164 *codecs = &vega_video_codecs_encode;
166 *codecs = &vega_video_codecs_decode;
172 switch (adev->ip_versions[UVD_HWIP][0]) {
173 case IP_VERSION(1, 0, 0):
174 case IP_VERSION(1, 0, 1):
176 *codecs = &vega_video_codecs_encode;
178 *codecs = &rv_video_codecs_decode;
180 case IP_VERSION(2, 5, 0):
181 case IP_VERSION(2, 6, 0):
182 case IP_VERSION(2, 2, 0):
184 *codecs = &vega_video_codecs_encode;
186 *codecs = &rn_video_codecs_decode;
195 * Indirect registers accessor
197 static u32 soc15_pcie_rreg(struct amdgpu_device *adev, u32 reg)
199 unsigned long address, data;
200 address = adev->nbio.funcs->get_pcie_index_offset(adev);
201 data = adev->nbio.funcs->get_pcie_data_offset(adev);
203 return amdgpu_device_indirect_rreg(adev, address, data, reg);
206 static void soc15_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
208 unsigned long address, data;
210 address = adev->nbio.funcs->get_pcie_index_offset(adev);
211 data = adev->nbio.funcs->get_pcie_data_offset(adev);
213 amdgpu_device_indirect_wreg(adev, address, data, reg, v);
216 static u64 soc15_pcie_rreg64(struct amdgpu_device *adev, u32 reg)
218 unsigned long address, data;
219 address = adev->nbio.funcs->get_pcie_index_offset(adev);
220 data = adev->nbio.funcs->get_pcie_data_offset(adev);
222 return amdgpu_device_indirect_rreg64(adev, address, data, reg);
225 static void soc15_pcie_wreg64(struct amdgpu_device *adev, u32 reg, u64 v)
227 unsigned long address, data;
229 address = adev->nbio.funcs->get_pcie_index_offset(adev);
230 data = adev->nbio.funcs->get_pcie_data_offset(adev);
232 amdgpu_device_indirect_wreg64(adev, address, data, reg, v);
235 static u32 soc15_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)
237 unsigned long flags, address, data;
240 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
241 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
243 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
244 WREG32(address, ((reg) & 0x1ff));
246 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
250 static void soc15_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
252 unsigned long flags, address, data;
254 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
255 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
257 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
258 WREG32(address, ((reg) & 0x1ff));
260 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
263 static u32 soc15_didt_rreg(struct amdgpu_device *adev, u32 reg)
265 unsigned long flags, address, data;
268 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
269 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
271 spin_lock_irqsave(&adev->didt_idx_lock, flags);
272 WREG32(address, (reg));
274 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
278 static void soc15_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
280 unsigned long flags, address, data;
282 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
283 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
285 spin_lock_irqsave(&adev->didt_idx_lock, flags);
286 WREG32(address, (reg));
288 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
291 static u32 soc15_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)
296 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
297 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
298 r = RREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA);
299 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
303 static void soc15_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
307 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
308 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
309 WREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA, (v));
310 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
313 static u32 soc15_se_cac_rreg(struct amdgpu_device *adev, u32 reg)
318 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
319 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
320 r = RREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA);
321 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
325 static void soc15_se_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
329 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
330 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
331 WREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA, (v));
332 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
335 static u32 soc15_get_config_memsize(struct amdgpu_device *adev)
337 return adev->nbio.funcs->get_memsize(adev);
340 static u32 soc15_get_xclk(struct amdgpu_device *adev)
342 u32 reference_clock = adev->clock.spll.reference_freq;
344 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 0) ||
345 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 1))
347 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 0) ||
348 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 1))
349 return reference_clock / 4;
351 return reference_clock;
355 void soc15_grbm_select(struct amdgpu_device *adev,
356 u32 me, u32 pipe, u32 queue, u32 vmid)
358 u32 grbm_gfx_cntl = 0;
359 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, PIPEID, pipe);
360 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, MEID, me);
361 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, VMID, vmid);
362 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, QUEUEID, queue);
364 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_CNTL, grbm_gfx_cntl);
367 static void soc15_vga_set_state(struct amdgpu_device *adev, bool state)
372 static bool soc15_read_disabled_bios(struct amdgpu_device *adev)
378 static struct soc15_allowed_register_entry soc15_allowed_read_registers[] = {
379 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS)},
380 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS2)},
381 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE0)},
382 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE1)},
383 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE2)},
384 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE3)},
385 { SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_STATUS_REG)},
386 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
387 { SOC15_REG_ENTRY(GC, 0, mmCP_STAT)},
388 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT1)},
389 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT2)},
390 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT3)},
391 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_BUSY_STAT)},
392 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STALLED_STAT1)},
393 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STATUS)},
394 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_BUSY_STAT)},
395 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STALLED_STAT1)},
396 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STATUS)},
397 { SOC15_REG_ENTRY(GC, 0, mmGB_ADDR_CONFIG)},
398 { SOC15_REG_ENTRY(GC, 0, mmDB_DEBUG2)},
401 static uint32_t soc15_read_indexed_register(struct amdgpu_device *adev, u32 se_num,
402 u32 sh_num, u32 reg_offset)
406 mutex_lock(&adev->grbm_idx_mutex);
407 if (se_num != 0xffffffff || sh_num != 0xffffffff)
408 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);
410 val = RREG32(reg_offset);
412 if (se_num != 0xffffffff || sh_num != 0xffffffff)
413 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
414 mutex_unlock(&adev->grbm_idx_mutex);
418 static uint32_t soc15_get_register_value(struct amdgpu_device *adev,
419 bool indexed, u32 se_num,
420 u32 sh_num, u32 reg_offset)
423 return soc15_read_indexed_register(adev, se_num, sh_num, reg_offset);
425 if (reg_offset == SOC15_REG_OFFSET(GC, 0, mmGB_ADDR_CONFIG))
426 return adev->gfx.config.gb_addr_config;
427 else if (reg_offset == SOC15_REG_OFFSET(GC, 0, mmDB_DEBUG2))
428 return adev->gfx.config.db_debug2;
429 return RREG32(reg_offset);
433 static int soc15_read_register(struct amdgpu_device *adev, u32 se_num,
434 u32 sh_num, u32 reg_offset, u32 *value)
437 struct soc15_allowed_register_entry *en;
440 for (i = 0; i < ARRAY_SIZE(soc15_allowed_read_registers); i++) {
441 en = &soc15_allowed_read_registers[i];
442 if (adev->reg_offset[en->hwip][en->inst] &&
443 reg_offset != (adev->reg_offset[en->hwip][en->inst][en->seg]
447 *value = soc15_get_register_value(adev,
448 soc15_allowed_read_registers[i].grbm_indexed,
449 se_num, sh_num, reg_offset);
457 * soc15_program_register_sequence - program an array of registers.
459 * @adev: amdgpu_device pointer
460 * @regs: pointer to the register array
461 * @array_size: size of the register array
463 * Programs an array or registers with and and or masks.
464 * This is a helper for setting golden registers.
467 void soc15_program_register_sequence(struct amdgpu_device *adev,
468 const struct soc15_reg_golden *regs,
469 const u32 array_size)
471 const struct soc15_reg_golden *entry;
475 for (i = 0; i < array_size; ++i) {
477 reg = adev->reg_offset[entry->hwip][entry->instance][entry->segment] + entry->reg;
479 if (entry->and_mask == 0xffffffff) {
480 tmp = entry->or_mask;
482 tmp = (entry->hwip == GC_HWIP) ?
483 RREG32_SOC15_IP(GC, reg) : RREG32(reg);
485 tmp &= ~(entry->and_mask);
486 tmp |= (entry->or_mask & entry->and_mask);
489 if (reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_BINNER_EVENT_CNTL_3) ||
490 reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_ENHANCE) ||
491 reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_ENHANCE_1) ||
492 reg == SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG))
493 WREG32_RLC(reg, tmp);
495 (entry->hwip == GC_HWIP) ?
496 WREG32_SOC15_IP(GC, reg, tmp) : WREG32(reg, tmp);
502 static int soc15_asic_baco_reset(struct amdgpu_device *adev)
504 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev);
507 /* avoid NBIF got stuck when do RAS recovery in BACO reset */
508 if (ras && adev->ras_enabled)
509 adev->nbio.funcs->enable_doorbell_interrupt(adev, false);
511 ret = amdgpu_dpm_baco_reset(adev);
515 /* re-enable doorbell interrupt after BACO exit */
516 if (ras && adev->ras_enabled)
517 adev->nbio.funcs->enable_doorbell_interrupt(adev, true);
522 static enum amd_reset_method
523 soc15_asic_reset_method(struct amdgpu_device *adev)
525 bool baco_reset = false;
526 bool connected_to_cpu = false;
527 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev);
529 if (adev->gmc.xgmi.supported && adev->gmc.xgmi.connected_to_cpu)
530 connected_to_cpu = true;
532 if (amdgpu_reset_method == AMD_RESET_METHOD_MODE1 ||
533 amdgpu_reset_method == AMD_RESET_METHOD_MODE2 ||
534 amdgpu_reset_method == AMD_RESET_METHOD_BACO ||
535 amdgpu_reset_method == AMD_RESET_METHOD_PCI) {
536 /* If connected to cpu, driver only support mode2 */
537 if (connected_to_cpu)
538 return AMD_RESET_METHOD_MODE2;
539 return amdgpu_reset_method;
542 if (amdgpu_reset_method != -1)
543 dev_warn(adev->dev, "Specified reset method:%d isn't supported, using AUTO instead.\n",
544 amdgpu_reset_method);
546 switch (adev->ip_versions[MP1_HWIP][0]) {
547 case IP_VERSION(10, 0, 0):
548 case IP_VERSION(10, 0, 1):
549 case IP_VERSION(12, 0, 0):
550 case IP_VERSION(12, 0, 1):
551 return AMD_RESET_METHOD_MODE2;
552 case IP_VERSION(9, 0, 0):
553 case IP_VERSION(11, 0, 2):
554 if (adev->asic_type == CHIP_VEGA20) {
555 if (adev->psp.sos.fw_version >= 0x80067)
556 baco_reset = amdgpu_dpm_is_baco_supported(adev);
558 * 1. PMFW version > 0x284300: all cases use baco
559 * 2. PMFW version <= 0x284300: only sGPU w/o RAS use baco
561 if (ras && adev->ras_enabled &&
562 adev->pm.fw_version <= 0x283400)
565 baco_reset = amdgpu_dpm_is_baco_supported(adev);
568 case IP_VERSION(13, 0, 2):
570 * 1.connected to cpu: driver issue mode2 reset
571 * 2.discret gpu: driver issue mode1 reset
573 if (connected_to_cpu)
574 return AMD_RESET_METHOD_MODE2;
581 return AMD_RESET_METHOD_BACO;
583 return AMD_RESET_METHOD_MODE1;
586 static int soc15_asic_reset(struct amdgpu_device *adev)
588 /* original raven doesn't have full asic reset */
589 if ((adev->apu_flags & AMD_APU_IS_RAVEN) ||
590 (adev->apu_flags & AMD_APU_IS_RAVEN2))
593 switch (soc15_asic_reset_method(adev)) {
594 case AMD_RESET_METHOD_PCI:
595 dev_info(adev->dev, "PCI reset\n");
596 return amdgpu_device_pci_reset(adev);
597 case AMD_RESET_METHOD_BACO:
598 dev_info(adev->dev, "BACO reset\n");
599 return soc15_asic_baco_reset(adev);
600 case AMD_RESET_METHOD_MODE2:
601 dev_info(adev->dev, "MODE2 reset\n");
602 return amdgpu_dpm_mode2_reset(adev);
604 dev_info(adev->dev, "MODE1 reset\n");
605 return amdgpu_device_mode1_reset(adev);
609 static bool soc15_supports_baco(struct amdgpu_device *adev)
611 switch (adev->ip_versions[MP1_HWIP][0]) {
612 case IP_VERSION(9, 0, 0):
613 case IP_VERSION(11, 0, 2):
614 if (adev->asic_type == CHIP_VEGA20) {
615 if (adev->psp.sos.fw_version >= 0x80067)
616 return amdgpu_dpm_is_baco_supported(adev);
619 return amdgpu_dpm_is_baco_supported(adev);
627 /*static int soc15_set_uvd_clock(struct amdgpu_device *adev, u32 clock,
628 u32 cntl_reg, u32 status_reg)
633 static int soc15_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
637 r = soc15_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);
641 r = soc15_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
646 static int soc15_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
653 static void soc15_pcie_gen3_enable(struct amdgpu_device *adev)
655 if (pci_is_root_bus(adev->pdev->bus))
658 if (amdgpu_pcie_gen2 == 0)
661 if (adev->flags & AMD_IS_APU)
664 if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |
665 CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))
671 static void soc15_program_aspm(struct amdgpu_device *adev)
673 if (!amdgpu_device_should_use_aspm(adev))
676 if (!(adev->flags & AMD_IS_APU) &&
677 (adev->nbio.funcs->program_aspm))
678 adev->nbio.funcs->program_aspm(adev);
681 static void soc15_enable_doorbell_aperture(struct amdgpu_device *adev,
684 adev->nbio.funcs->enable_doorbell_aperture(adev, enable);
685 adev->nbio.funcs->enable_doorbell_selfring_aperture(adev, enable);
688 const struct amdgpu_ip_block_version vega10_common_ip_block =
690 .type = AMD_IP_BLOCK_TYPE_COMMON,
694 .funcs = &soc15_common_ip_funcs,
697 static uint32_t soc15_get_rev_id(struct amdgpu_device *adev)
699 return adev->nbio.funcs->get_rev_id(adev);
702 static void soc15_reg_base_init(struct amdgpu_device *adev)
704 /* Set IP register base before any HW register access */
705 switch (adev->asic_type) {
710 vega10_reg_base_init(adev);
713 vega20_reg_base_init(adev);
716 arct_reg_base_init(adev);
719 aldebaran_reg_base_init(adev);
722 DRM_ERROR("Unsupported asic type: %d!\n", adev->asic_type);
727 void soc15_set_virt_ops(struct amdgpu_device *adev)
729 adev->virt.ops = &xgpu_ai_virt_ops;
731 /* init soc15 reg base early enough so we can
732 * request request full access for sriov before
734 soc15_reg_base_init(adev);
737 static bool soc15_need_full_reset(struct amdgpu_device *adev)
739 /* change this when we implement soft reset */
743 static void soc15_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
746 uint32_t perfctr = 0;
747 uint64_t cnt0_of, cnt1_of;
750 /* This reports 0 on APUs, so return to avoid writing/reading registers
751 * that may or may not be different from their GPU counterparts
753 if (adev->flags & AMD_IS_APU)
756 /* Set the 2 events that we wish to watch, defined above */
757 /* Reg 40 is # received msgs */
758 /* Reg 104 is # of posted requests sent */
759 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40);
760 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104);
762 /* Write to enable desired perf counters */
763 WREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK, perfctr);
764 /* Zero out and enable the perf counters
766 * Bit 0 = Start all counters(1)
767 * Bit 2 = Global counter reset enable(1)
769 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000005);
773 /* Load the shadow and disable the perf counters
775 * Bit 0 = Stop counters(0)
776 * Bit 1 = Load the shadow counters(1)
778 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000002);
780 /* Read register values to get any >32bit overflow */
781 tmp = RREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK);
782 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER);
783 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER);
785 /* Get the values and add the overflow */
786 *count0 = RREG32_PCIE(smnPCIE_PERF_COUNT0_TXCLK) | (cnt0_of << 32);
787 *count1 = RREG32_PCIE(smnPCIE_PERF_COUNT1_TXCLK) | (cnt1_of << 32);
790 static void vega20_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
793 uint32_t perfctr = 0;
794 uint64_t cnt0_of, cnt1_of;
797 /* This reports 0 on APUs, so return to avoid writing/reading registers
798 * that may or may not be different from their GPU counterparts
800 if (adev->flags & AMD_IS_APU)
803 /* Set the 2 events that we wish to watch, defined above */
804 /* Reg 40 is # received msgs */
805 /* Reg 108 is # of posted requests sent on VG20 */
806 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK3,
808 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK3,
811 /* Write to enable desired perf counters */
812 WREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK3, perfctr);
813 /* Zero out and enable the perf counters
815 * Bit 0 = Start all counters(1)
816 * Bit 2 = Global counter reset enable(1)
818 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000005);
822 /* Load the shadow and disable the perf counters
824 * Bit 0 = Stop counters(0)
825 * Bit 1 = Load the shadow counters(1)
827 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000002);
829 /* Read register values to get any >32bit overflow */
830 tmp = RREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK3);
831 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK3, COUNTER0_UPPER);
832 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK3, COUNTER1_UPPER);
834 /* Get the values and add the overflow */
835 *count0 = RREG32_PCIE(smnPCIE_PERF_COUNT0_TXCLK3) | (cnt0_of << 32);
836 *count1 = RREG32_PCIE(smnPCIE_PERF_COUNT1_TXCLK3) | (cnt1_of << 32);
839 static bool soc15_need_reset_on_init(struct amdgpu_device *adev)
843 /* CP hangs in IGT reloading test on RN, reset to WA */
844 if (adev->asic_type == CHIP_RENOIR)
847 /* Just return false for soc15 GPUs. Reset does not seem to
850 if (!amdgpu_passthrough(adev))
853 if (adev->flags & AMD_IS_APU)
856 /* Check sOS sign of life register to confirm sys driver and sOS
857 * are already been loaded.
859 sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);
866 static uint64_t soc15_get_pcie_replay_count(struct amdgpu_device *adev)
868 uint64_t nak_r, nak_g;
870 /* Get the number of NAKs received and generated */
871 nak_r = RREG32_PCIE(smnPCIE_RX_NUM_NAK);
872 nak_g = RREG32_PCIE(smnPCIE_RX_NUM_NAK_GENERATED);
874 /* Add the total number of NAKs, i.e the number of replays */
875 return (nak_r + nak_g);
878 static void soc15_pre_asic_init(struct amdgpu_device *adev)
880 gmc_v9_0_restore_registers(adev);
883 static const struct amdgpu_asic_funcs soc15_asic_funcs =
885 .read_disabled_bios = &soc15_read_disabled_bios,
886 .read_bios_from_rom = &amdgpu_soc15_read_bios_from_rom,
887 .read_register = &soc15_read_register,
888 .reset = &soc15_asic_reset,
889 .reset_method = &soc15_asic_reset_method,
890 .set_vga_state = &soc15_vga_set_state,
891 .get_xclk = &soc15_get_xclk,
892 .set_uvd_clocks = &soc15_set_uvd_clocks,
893 .set_vce_clocks = &soc15_set_vce_clocks,
894 .get_config_memsize = &soc15_get_config_memsize,
895 .need_full_reset = &soc15_need_full_reset,
896 .init_doorbell_index = &vega10_doorbell_index_init,
897 .get_pcie_usage = &soc15_get_pcie_usage,
898 .need_reset_on_init = &soc15_need_reset_on_init,
899 .get_pcie_replay_count = &soc15_get_pcie_replay_count,
900 .supports_baco = &soc15_supports_baco,
901 .pre_asic_init = &soc15_pre_asic_init,
902 .query_video_codecs = &soc15_query_video_codecs,
905 static const struct amdgpu_asic_funcs vega20_asic_funcs =
907 .read_disabled_bios = &soc15_read_disabled_bios,
908 .read_bios_from_rom = &amdgpu_soc15_read_bios_from_rom,
909 .read_register = &soc15_read_register,
910 .reset = &soc15_asic_reset,
911 .reset_method = &soc15_asic_reset_method,
912 .set_vga_state = &soc15_vga_set_state,
913 .get_xclk = &soc15_get_xclk,
914 .set_uvd_clocks = &soc15_set_uvd_clocks,
915 .set_vce_clocks = &soc15_set_vce_clocks,
916 .get_config_memsize = &soc15_get_config_memsize,
917 .need_full_reset = &soc15_need_full_reset,
918 .init_doorbell_index = &vega20_doorbell_index_init,
919 .get_pcie_usage = &vega20_get_pcie_usage,
920 .need_reset_on_init = &soc15_need_reset_on_init,
921 .get_pcie_replay_count = &soc15_get_pcie_replay_count,
922 .supports_baco = &soc15_supports_baco,
923 .pre_asic_init = &soc15_pre_asic_init,
924 .query_video_codecs = &soc15_query_video_codecs,
927 static int soc15_common_early_init(void *handle)
929 #define MMIO_REG_HOLE_OFFSET (0x80000 - PAGE_SIZE)
930 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
932 if (!amdgpu_sriov_vf(adev)) {
933 adev->rmmio_remap.reg_offset = MMIO_REG_HOLE_OFFSET;
934 adev->rmmio_remap.bus_addr = adev->rmmio_base + MMIO_REG_HOLE_OFFSET;
936 adev->smc_rreg = NULL;
937 adev->smc_wreg = NULL;
938 adev->pcie_rreg = &soc15_pcie_rreg;
939 adev->pcie_wreg = &soc15_pcie_wreg;
940 adev->pcie_rreg64 = &soc15_pcie_rreg64;
941 adev->pcie_wreg64 = &soc15_pcie_wreg64;
942 adev->uvd_ctx_rreg = &soc15_uvd_ctx_rreg;
943 adev->uvd_ctx_wreg = &soc15_uvd_ctx_wreg;
944 adev->didt_rreg = &soc15_didt_rreg;
945 adev->didt_wreg = &soc15_didt_wreg;
946 adev->gc_cac_rreg = &soc15_gc_cac_rreg;
947 adev->gc_cac_wreg = &soc15_gc_cac_wreg;
948 adev->se_cac_rreg = &soc15_se_cac_rreg;
949 adev->se_cac_wreg = &soc15_se_cac_wreg;
951 adev->rev_id = soc15_get_rev_id(adev);
952 adev->external_rev_id = 0xFF;
953 /* TODO: split the GC and PG flags based on the relevant IP version for which
956 switch (adev->ip_versions[GC_HWIP][0]) {
957 case IP_VERSION(9, 0, 1):
958 adev->asic_funcs = &soc15_asic_funcs;
959 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
960 AMD_CG_SUPPORT_GFX_MGLS |
961 AMD_CG_SUPPORT_GFX_RLC_LS |
962 AMD_CG_SUPPORT_GFX_CP_LS |
963 AMD_CG_SUPPORT_GFX_3D_CGCG |
964 AMD_CG_SUPPORT_GFX_3D_CGLS |
965 AMD_CG_SUPPORT_GFX_CGCG |
966 AMD_CG_SUPPORT_GFX_CGLS |
967 AMD_CG_SUPPORT_BIF_MGCG |
968 AMD_CG_SUPPORT_BIF_LS |
969 AMD_CG_SUPPORT_HDP_LS |
970 AMD_CG_SUPPORT_DRM_MGCG |
971 AMD_CG_SUPPORT_DRM_LS |
972 AMD_CG_SUPPORT_ROM_MGCG |
973 AMD_CG_SUPPORT_DF_MGCG |
974 AMD_CG_SUPPORT_SDMA_MGCG |
975 AMD_CG_SUPPORT_SDMA_LS |
976 AMD_CG_SUPPORT_MC_MGCG |
977 AMD_CG_SUPPORT_MC_LS;
979 adev->external_rev_id = 0x1;
981 case IP_VERSION(9, 2, 1):
982 adev->asic_funcs = &soc15_asic_funcs;
983 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
984 AMD_CG_SUPPORT_GFX_MGLS |
985 AMD_CG_SUPPORT_GFX_CGCG |
986 AMD_CG_SUPPORT_GFX_CGLS |
987 AMD_CG_SUPPORT_GFX_3D_CGCG |
988 AMD_CG_SUPPORT_GFX_3D_CGLS |
989 AMD_CG_SUPPORT_GFX_CP_LS |
990 AMD_CG_SUPPORT_MC_LS |
991 AMD_CG_SUPPORT_MC_MGCG |
992 AMD_CG_SUPPORT_SDMA_MGCG |
993 AMD_CG_SUPPORT_SDMA_LS |
994 AMD_CG_SUPPORT_BIF_MGCG |
995 AMD_CG_SUPPORT_BIF_LS |
996 AMD_CG_SUPPORT_HDP_MGCG |
997 AMD_CG_SUPPORT_HDP_LS |
998 AMD_CG_SUPPORT_ROM_MGCG |
999 AMD_CG_SUPPORT_VCE_MGCG |
1000 AMD_CG_SUPPORT_UVD_MGCG;
1002 adev->external_rev_id = adev->rev_id + 0x14;
1004 case IP_VERSION(9, 4, 0):
1005 adev->asic_funcs = &vega20_asic_funcs;
1006 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1007 AMD_CG_SUPPORT_GFX_MGLS |
1008 AMD_CG_SUPPORT_GFX_CGCG |
1009 AMD_CG_SUPPORT_GFX_CGLS |
1010 AMD_CG_SUPPORT_GFX_3D_CGCG |
1011 AMD_CG_SUPPORT_GFX_3D_CGLS |
1012 AMD_CG_SUPPORT_GFX_CP_LS |
1013 AMD_CG_SUPPORT_MC_LS |
1014 AMD_CG_SUPPORT_MC_MGCG |
1015 AMD_CG_SUPPORT_SDMA_MGCG |
1016 AMD_CG_SUPPORT_SDMA_LS |
1017 AMD_CG_SUPPORT_BIF_MGCG |
1018 AMD_CG_SUPPORT_BIF_LS |
1019 AMD_CG_SUPPORT_HDP_MGCG |
1020 AMD_CG_SUPPORT_HDP_LS |
1021 AMD_CG_SUPPORT_ROM_MGCG |
1022 AMD_CG_SUPPORT_VCE_MGCG |
1023 AMD_CG_SUPPORT_UVD_MGCG;
1025 adev->external_rev_id = adev->rev_id + 0x28;
1027 case IP_VERSION(9, 1, 0):
1028 case IP_VERSION(9, 2, 2):
1029 adev->asic_funcs = &soc15_asic_funcs;
1031 if (adev->rev_id >= 0x8)
1032 adev->apu_flags |= AMD_APU_IS_RAVEN2;
1034 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1035 adev->external_rev_id = adev->rev_id + 0x79;
1036 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1037 adev->external_rev_id = adev->rev_id + 0x41;
1038 else if (adev->rev_id == 1)
1039 adev->external_rev_id = adev->rev_id + 0x20;
1041 adev->external_rev_id = adev->rev_id + 0x01;
1043 if (adev->apu_flags & AMD_APU_IS_RAVEN2) {
1044 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1045 AMD_CG_SUPPORT_GFX_MGLS |
1046 AMD_CG_SUPPORT_GFX_CP_LS |
1047 AMD_CG_SUPPORT_GFX_3D_CGCG |
1048 AMD_CG_SUPPORT_GFX_3D_CGLS |
1049 AMD_CG_SUPPORT_GFX_CGCG |
1050 AMD_CG_SUPPORT_GFX_CGLS |
1051 AMD_CG_SUPPORT_BIF_LS |
1052 AMD_CG_SUPPORT_HDP_LS |
1053 AMD_CG_SUPPORT_MC_MGCG |
1054 AMD_CG_SUPPORT_MC_LS |
1055 AMD_CG_SUPPORT_SDMA_MGCG |
1056 AMD_CG_SUPPORT_SDMA_LS |
1057 AMD_CG_SUPPORT_VCN_MGCG;
1059 adev->pg_flags = AMD_PG_SUPPORT_SDMA | AMD_PG_SUPPORT_VCN;
1060 } else if (adev->apu_flags & AMD_APU_IS_PICASSO) {
1061 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1062 AMD_CG_SUPPORT_GFX_MGLS |
1063 AMD_CG_SUPPORT_GFX_CP_LS |
1064 AMD_CG_SUPPORT_GFX_3D_CGLS |
1065 AMD_CG_SUPPORT_GFX_CGCG |
1066 AMD_CG_SUPPORT_GFX_CGLS |
1067 AMD_CG_SUPPORT_BIF_LS |
1068 AMD_CG_SUPPORT_HDP_LS |
1069 AMD_CG_SUPPORT_MC_MGCG |
1070 AMD_CG_SUPPORT_MC_LS |
1071 AMD_CG_SUPPORT_SDMA_MGCG |
1072 AMD_CG_SUPPORT_SDMA_LS |
1073 AMD_CG_SUPPORT_VCN_MGCG;
1076 * MMHUB PG needs to be disabled for Picasso for
1077 * stability reasons.
1079 adev->pg_flags = AMD_PG_SUPPORT_SDMA |
1082 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1083 AMD_CG_SUPPORT_GFX_MGLS |
1084 AMD_CG_SUPPORT_GFX_RLC_LS |
1085 AMD_CG_SUPPORT_GFX_CP_LS |
1086 AMD_CG_SUPPORT_GFX_3D_CGLS |
1087 AMD_CG_SUPPORT_GFX_CGCG |
1088 AMD_CG_SUPPORT_GFX_CGLS |
1089 AMD_CG_SUPPORT_BIF_MGCG |
1090 AMD_CG_SUPPORT_BIF_LS |
1091 AMD_CG_SUPPORT_HDP_MGCG |
1092 AMD_CG_SUPPORT_HDP_LS |
1093 AMD_CG_SUPPORT_DRM_MGCG |
1094 AMD_CG_SUPPORT_DRM_LS |
1095 AMD_CG_SUPPORT_MC_MGCG |
1096 AMD_CG_SUPPORT_MC_LS |
1097 AMD_CG_SUPPORT_SDMA_MGCG |
1098 AMD_CG_SUPPORT_SDMA_LS |
1099 AMD_CG_SUPPORT_VCN_MGCG;
1101 adev->pg_flags = AMD_PG_SUPPORT_SDMA | AMD_PG_SUPPORT_VCN;
1104 case IP_VERSION(9, 4, 1):
1105 adev->asic_funcs = &vega20_asic_funcs;
1106 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1107 AMD_CG_SUPPORT_GFX_MGLS |
1108 AMD_CG_SUPPORT_GFX_CGCG |
1109 AMD_CG_SUPPORT_GFX_CGLS |
1110 AMD_CG_SUPPORT_GFX_CP_LS |
1111 AMD_CG_SUPPORT_HDP_MGCG |
1112 AMD_CG_SUPPORT_HDP_LS |
1113 AMD_CG_SUPPORT_SDMA_MGCG |
1114 AMD_CG_SUPPORT_SDMA_LS |
1115 AMD_CG_SUPPORT_MC_MGCG |
1116 AMD_CG_SUPPORT_MC_LS |
1117 AMD_CG_SUPPORT_IH_CG |
1118 AMD_CG_SUPPORT_VCN_MGCG |
1119 AMD_CG_SUPPORT_JPEG_MGCG;
1120 adev->pg_flags = AMD_PG_SUPPORT_VCN | AMD_PG_SUPPORT_VCN_DPG;
1121 adev->external_rev_id = adev->rev_id + 0x32;
1123 case IP_VERSION(9, 3, 0):
1124 adev->asic_funcs = &soc15_asic_funcs;
1126 if (adev->apu_flags & AMD_APU_IS_RENOIR)
1127 adev->external_rev_id = adev->rev_id + 0x91;
1129 adev->external_rev_id = adev->rev_id + 0xa1;
1130 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1131 AMD_CG_SUPPORT_GFX_MGLS |
1132 AMD_CG_SUPPORT_GFX_3D_CGCG |
1133 AMD_CG_SUPPORT_GFX_3D_CGLS |
1134 AMD_CG_SUPPORT_GFX_CGCG |
1135 AMD_CG_SUPPORT_GFX_CGLS |
1136 AMD_CG_SUPPORT_GFX_CP_LS |
1137 AMD_CG_SUPPORT_MC_MGCG |
1138 AMD_CG_SUPPORT_MC_LS |
1139 AMD_CG_SUPPORT_SDMA_MGCG |
1140 AMD_CG_SUPPORT_SDMA_LS |
1141 AMD_CG_SUPPORT_BIF_LS |
1142 AMD_CG_SUPPORT_HDP_LS |
1143 AMD_CG_SUPPORT_VCN_MGCG |
1144 AMD_CG_SUPPORT_JPEG_MGCG |
1145 AMD_CG_SUPPORT_IH_CG |
1146 AMD_CG_SUPPORT_ATHUB_LS |
1147 AMD_CG_SUPPORT_ATHUB_MGCG |
1148 AMD_CG_SUPPORT_DF_MGCG;
1149 adev->pg_flags = AMD_PG_SUPPORT_SDMA |
1150 AMD_PG_SUPPORT_VCN |
1151 AMD_PG_SUPPORT_JPEG |
1152 AMD_PG_SUPPORT_VCN_DPG;
1154 case IP_VERSION(9, 4, 2):
1155 adev->asic_funcs = &vega20_asic_funcs;
1156 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1157 AMD_CG_SUPPORT_GFX_MGLS |
1158 AMD_CG_SUPPORT_GFX_CP_LS |
1159 AMD_CG_SUPPORT_HDP_LS |
1160 AMD_CG_SUPPORT_SDMA_MGCG |
1161 AMD_CG_SUPPORT_SDMA_LS |
1162 AMD_CG_SUPPORT_IH_CG |
1163 AMD_CG_SUPPORT_VCN_MGCG | AMD_CG_SUPPORT_JPEG_MGCG;
1164 adev->pg_flags = AMD_PG_SUPPORT_VCN_DPG;
1165 adev->external_rev_id = adev->rev_id + 0x3c;
1168 /* FIXME: not supported yet */
1172 if (amdgpu_sriov_vf(adev)) {
1173 amdgpu_virt_init_setting(adev);
1174 xgpu_ai_mailbox_set_irq_funcs(adev);
1180 static int soc15_common_late_init(void *handle)
1182 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1184 if (amdgpu_sriov_vf(adev))
1185 xgpu_ai_mailbox_get_irq(adev);
1190 static int soc15_common_sw_init(void *handle)
1192 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1194 if (amdgpu_sriov_vf(adev))
1195 xgpu_ai_mailbox_add_irq_id(adev);
1197 if (adev->df.funcs &&
1198 adev->df.funcs->sw_init)
1199 adev->df.funcs->sw_init(adev);
1204 static int soc15_common_sw_fini(void *handle)
1206 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1208 if (adev->df.funcs &&
1209 adev->df.funcs->sw_fini)
1210 adev->df.funcs->sw_fini(adev);
1214 static void soc15_doorbell_range_init(struct amdgpu_device *adev)
1217 struct amdgpu_ring *ring;
1219 /* sdma/ih doorbell range are programed by hypervisor */
1220 if (!amdgpu_sriov_vf(adev)) {
1221 for (i = 0; i < adev->sdma.num_instances; i++) {
1222 ring = &adev->sdma.instance[i].ring;
1223 adev->nbio.funcs->sdma_doorbell_range(adev, i,
1224 ring->use_doorbell, ring->doorbell_index,
1225 adev->doorbell_index.sdma_doorbell_range);
1228 adev->nbio.funcs->ih_doorbell_range(adev, adev->irq.ih.use_doorbell,
1229 adev->irq.ih.doorbell_index);
1233 static int soc15_common_hw_init(void *handle)
1235 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1237 /* enable pcie gen2/3 link */
1238 soc15_pcie_gen3_enable(adev);
1240 soc15_program_aspm(adev);
1241 /* setup nbio registers */
1242 adev->nbio.funcs->init_registers(adev);
1243 /* remap HDP registers to a hole in mmio space,
1244 * for the purpose of expose those registers
1247 if (adev->nbio.funcs->remap_hdp_registers && !amdgpu_sriov_vf(adev))
1248 adev->nbio.funcs->remap_hdp_registers(adev);
1250 /* enable the doorbell aperture */
1251 soc15_enable_doorbell_aperture(adev, true);
1252 /* HW doorbell routing policy: doorbell writing not
1253 * in SDMA/IH/MM/ACV range will be routed to CP. So
1254 * we need to init SDMA/IH/MM/ACV doorbell range prior
1255 * to CP ip block init and ring test.
1257 soc15_doorbell_range_init(adev);
1262 static int soc15_common_hw_fini(void *handle)
1264 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1266 /* disable the doorbell aperture */
1267 soc15_enable_doorbell_aperture(adev, false);
1268 if (amdgpu_sriov_vf(adev))
1269 xgpu_ai_mailbox_put_irq(adev);
1271 if (adev->nbio.ras_if &&
1272 amdgpu_ras_is_supported(adev, adev->nbio.ras_if->block)) {
1273 if (adev->nbio.ras &&
1274 adev->nbio.ras->init_ras_controller_interrupt)
1275 amdgpu_irq_put(adev, &adev->nbio.ras_controller_irq, 0);
1276 if (adev->nbio.ras &&
1277 adev->nbio.ras->init_ras_err_event_athub_interrupt)
1278 amdgpu_irq_put(adev, &adev->nbio.ras_err_event_athub_irq, 0);
1284 static int soc15_common_suspend(void *handle)
1286 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1288 return soc15_common_hw_fini(adev);
1291 static int soc15_common_resume(void *handle)
1293 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1295 return soc15_common_hw_init(adev);
1298 static bool soc15_common_is_idle(void *handle)
1303 static int soc15_common_wait_for_idle(void *handle)
1308 static int soc15_common_soft_reset(void *handle)
1313 static void soc15_update_drm_clock_gating(struct amdgpu_device *adev, bool enable)
1317 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
1319 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_MGCG))
1320 data &= ~(0x01000000 |
1329 data |= (0x01000000 |
1339 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0), data);
1342 static void soc15_update_drm_light_sleep(struct amdgpu_device *adev, bool enable)
1346 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
1348 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS))
1354 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL), data);
1357 static int soc15_common_set_clockgating_state(void *handle,
1358 enum amd_clockgating_state state)
1360 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1362 if (amdgpu_sriov_vf(adev))
1365 switch (adev->ip_versions[NBIO_HWIP][0]) {
1366 case IP_VERSION(6, 1, 0):
1367 case IP_VERSION(6, 2, 0):
1368 case IP_VERSION(7, 4, 0):
1369 adev->nbio.funcs->update_medium_grain_clock_gating(adev,
1370 state == AMD_CG_STATE_GATE);
1371 adev->nbio.funcs->update_medium_grain_light_sleep(adev,
1372 state == AMD_CG_STATE_GATE);
1373 adev->hdp.funcs->update_clock_gating(adev,
1374 state == AMD_CG_STATE_GATE);
1375 soc15_update_drm_clock_gating(adev,
1376 state == AMD_CG_STATE_GATE);
1377 soc15_update_drm_light_sleep(adev,
1378 state == AMD_CG_STATE_GATE);
1379 adev->smuio.funcs->update_rom_clock_gating(adev,
1380 state == AMD_CG_STATE_GATE);
1381 adev->df.funcs->update_medium_grain_clock_gating(adev,
1382 state == AMD_CG_STATE_GATE);
1384 case IP_VERSION(7, 0, 0):
1385 case IP_VERSION(7, 0, 1):
1386 case IP_VERSION(2, 5, 0):
1387 adev->nbio.funcs->update_medium_grain_clock_gating(adev,
1388 state == AMD_CG_STATE_GATE);
1389 adev->nbio.funcs->update_medium_grain_light_sleep(adev,
1390 state == AMD_CG_STATE_GATE);
1391 adev->hdp.funcs->update_clock_gating(adev,
1392 state == AMD_CG_STATE_GATE);
1393 soc15_update_drm_clock_gating(adev,
1394 state == AMD_CG_STATE_GATE);
1395 soc15_update_drm_light_sleep(adev,
1396 state == AMD_CG_STATE_GATE);
1398 case IP_VERSION(7, 4, 1):
1399 case IP_VERSION(7, 4, 4):
1400 adev->hdp.funcs->update_clock_gating(adev,
1401 state == AMD_CG_STATE_GATE);
1409 static void soc15_common_get_clockgating_state(void *handle, u64 *flags)
1411 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1414 if (amdgpu_sriov_vf(adev))
1417 adev->nbio.funcs->get_clockgating_state(adev, flags);
1419 adev->hdp.funcs->get_clock_gating_state(adev, flags);
1421 if (adev->ip_versions[MP0_HWIP][0] != IP_VERSION(13, 0, 2)) {
1423 /* AMD_CG_SUPPORT_DRM_MGCG */
1424 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
1425 if (!(data & 0x01000000))
1426 *flags |= AMD_CG_SUPPORT_DRM_MGCG;
1428 /* AMD_CG_SUPPORT_DRM_LS */
1429 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
1431 *flags |= AMD_CG_SUPPORT_DRM_LS;
1434 /* AMD_CG_SUPPORT_ROM_MGCG */
1435 adev->smuio.funcs->get_clock_gating_state(adev, flags);
1437 adev->df.funcs->get_clockgating_state(adev, flags);
1440 static int soc15_common_set_powergating_state(void *handle,
1441 enum amd_powergating_state state)
1447 static const struct amd_ip_funcs soc15_common_ip_funcs = {
1448 .name = "soc15_common",
1449 .early_init = soc15_common_early_init,
1450 .late_init = soc15_common_late_init,
1451 .sw_init = soc15_common_sw_init,
1452 .sw_fini = soc15_common_sw_fini,
1453 .hw_init = soc15_common_hw_init,
1454 .hw_fini = soc15_common_hw_fini,
1455 .suspend = soc15_common_suspend,
1456 .resume = soc15_common_resume,
1457 .is_idle = soc15_common_is_idle,
1458 .wait_for_idle = soc15_common_wait_for_idle,
1459 .soft_reset = soc15_common_soft_reset,
1460 .set_clockgating_state = soc15_common_set_clockgating_state,
1461 .set_powergating_state = soc15_common_set_powergating_state,
1462 .get_clockgating_state= soc15_common_get_clockgating_state,