2 * Copyright 2016 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #ifndef __AMDGPU_VCN_H__
25 #define __AMDGPU_VCN_H__
27 #define AMDGPU_VCN_STACK_SIZE (200*1024)
28 #define AMDGPU_VCN_HEAP_SIZE (256*1024)
29 #define AMDGPU_VCN_SESSION_SIZE (50*1024)
30 #define AMDGPU_VCN_FIRMWARE_OFFSET 256
31 #define AMDGPU_VCN_MAX_ENC_RINGS 3
33 #define VCN_CMD_FENCE 0x00000000
34 #define VCN_CMD_TRAP 0x00000001
35 #define VCN_CMD_WRITE_REG 0x00000004
36 #define VCN_CMD_REG_READ_COND_WAIT 0x00000006
37 #define VCN_CMD_PACKET_START 0x0000000a
38 #define VCN_CMD_PACKET_END 0x0000000b
41 struct amdgpu_bo *vcpu_bo;
46 struct delayed_work idle_work;
47 const struct firmware *fw; /* VCN firmware */
48 struct amdgpu_ring ring_dec;
49 struct amdgpu_ring ring_enc[AMDGPU_VCN_MAX_ENC_RINGS];
50 struct amdgpu_irq_src irq;
51 struct amd_sched_entity entity_dec;
52 struct amd_sched_entity entity_enc;
53 uint32_t srbm_soft_reset;
56 int amdgpu_vcn_sw_init(struct amdgpu_device *adev);
57 int amdgpu_vcn_sw_fini(struct amdgpu_device *adev);
58 int amdgpu_vcn_suspend(struct amdgpu_device *adev);
59 int amdgpu_vcn_resume(struct amdgpu_device *adev);
60 void amdgpu_vcn_ring_begin_use(struct amdgpu_ring *ring);
61 void amdgpu_vcn_ring_end_use(struct amdgpu_ring *ring);
63 int amdgpu_vcn_dec_ring_test_ring(struct amdgpu_ring *ring);
64 int amdgpu_vcn_dec_ring_test_ib(struct amdgpu_ring *ring, long timeout);
66 int amdgpu_vcn_enc_ring_test_ring(struct amdgpu_ring *ring);
67 int amdgpu_vcn_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout);