2 * Copyright 2016 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #include <linux/firmware.h>
27 #include <drm/drm_drv.h>
30 #include "amdgpu_psp.h"
31 #include "amdgpu_ucode.h"
32 #include "amdgpu_xgmi.h"
33 #include "soc15_common.h"
35 #include "psp_v10_0.h"
36 #include "psp_v11_0.h"
37 #include "psp_v11_0_8.h"
38 #include "psp_v12_0.h"
39 #include "psp_v13_0.h"
40 #include "psp_v13_0_4.h"
41 #include "psp_v14_0.h"
43 #include "amdgpu_ras.h"
44 #include "amdgpu_securedisplay.h"
45 #include "amdgpu_atomfirmware.h"
47 #define AMD_VBIOS_FILE_MAX_SIZE_B (1024*1024*3)
49 static int psp_load_smu_fw(struct psp_context *psp);
50 static int psp_rap_terminate(struct psp_context *psp);
51 static int psp_securedisplay_terminate(struct psp_context *psp);
53 static int psp_ring_init(struct psp_context *psp,
54 enum psp_ring_type ring_type)
57 struct psp_ring *ring;
58 struct amdgpu_device *adev = psp->adev;
62 ring->ring_type = ring_type;
64 /* allocate 4k Page of Local Frame Buffer memory for ring */
65 ring->ring_size = 0x1000;
66 ret = amdgpu_bo_create_kernel(adev, ring->ring_size, PAGE_SIZE,
67 AMDGPU_GEM_DOMAIN_VRAM |
68 AMDGPU_GEM_DOMAIN_GTT,
70 &ring->ring_mem_mc_addr,
71 (void **)&ring->ring_mem);
81 * Due to DF Cstate management centralized to PMFW, the firmware
82 * loading sequence will be updated as below:
88 * - Load other non-psp fw
90 * - Load XGMI/RAS/HDCP/DTM TA if any
92 * This new sequence is required for
93 * - Arcturus and onwards
95 static void psp_check_pmfw_centralized_cstate_management(struct psp_context *psp)
97 struct amdgpu_device *adev = psp->adev;
99 if (amdgpu_sriov_vf(adev)) {
100 psp->pmfw_centralized_cstate_management = false;
104 switch (amdgpu_ip_version(adev, MP0_HWIP, 0)) {
105 case IP_VERSION(11, 0, 0):
106 case IP_VERSION(11, 0, 4):
107 case IP_VERSION(11, 0, 5):
108 case IP_VERSION(11, 0, 7):
109 case IP_VERSION(11, 0, 9):
110 case IP_VERSION(11, 0, 11):
111 case IP_VERSION(11, 0, 12):
112 case IP_VERSION(11, 0, 13):
113 case IP_VERSION(13, 0, 0):
114 case IP_VERSION(13, 0, 2):
115 case IP_VERSION(13, 0, 7):
116 psp->pmfw_centralized_cstate_management = true;
119 psp->pmfw_centralized_cstate_management = false;
124 static int psp_init_sriov_microcode(struct psp_context *psp)
126 struct amdgpu_device *adev = psp->adev;
127 char ucode_prefix[30];
130 amdgpu_ucode_ip_version_decode(adev, MP0_HWIP, ucode_prefix, sizeof(ucode_prefix));
132 switch (amdgpu_ip_version(adev, MP0_HWIP, 0)) {
133 case IP_VERSION(9, 0, 0):
134 case IP_VERSION(11, 0, 7):
135 case IP_VERSION(11, 0, 9):
136 adev->virt.autoload_ucode_id = AMDGPU_UCODE_ID_CP_MEC2;
137 ret = psp_init_cap_microcode(psp, ucode_prefix);
139 case IP_VERSION(13, 0, 2):
140 adev->virt.autoload_ucode_id = AMDGPU_UCODE_ID_CP_MEC2;
141 ret = psp_init_cap_microcode(psp, ucode_prefix);
142 ret &= psp_init_ta_microcode(psp, ucode_prefix);
144 case IP_VERSION(13, 0, 0):
145 adev->virt.autoload_ucode_id = 0;
147 case IP_VERSION(13, 0, 6):
148 ret = psp_init_cap_microcode(psp, ucode_prefix);
149 ret &= psp_init_ta_microcode(psp, ucode_prefix);
151 case IP_VERSION(13, 0, 10):
152 adev->virt.autoload_ucode_id = AMDGPU_UCODE_ID_CP_MES1_DATA;
153 ret = psp_init_cap_microcode(psp, ucode_prefix);
161 static int psp_early_init(void *handle)
163 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
164 struct psp_context *psp = &adev->psp;
166 psp->autoload_supported = true;
167 psp->boot_time_tmr = true;
169 switch (amdgpu_ip_version(adev, MP0_HWIP, 0)) {
170 case IP_VERSION(9, 0, 0):
171 psp_v3_1_set_psp_funcs(psp);
172 psp->autoload_supported = false;
173 psp->boot_time_tmr = false;
175 case IP_VERSION(10, 0, 0):
176 case IP_VERSION(10, 0, 1):
177 psp_v10_0_set_psp_funcs(psp);
178 psp->autoload_supported = false;
179 psp->boot_time_tmr = false;
181 case IP_VERSION(11, 0, 2):
182 case IP_VERSION(11, 0, 4):
183 psp_v11_0_set_psp_funcs(psp);
184 psp->autoload_supported = false;
185 psp->boot_time_tmr = false;
187 case IP_VERSION(11, 0, 0):
188 case IP_VERSION(11, 0, 7):
189 adev->psp.sup_pd_fw_up = !amdgpu_sriov_vf(adev);
191 case IP_VERSION(11, 0, 5):
192 case IP_VERSION(11, 0, 9):
193 case IP_VERSION(11, 0, 11):
194 case IP_VERSION(11, 5, 0):
195 case IP_VERSION(11, 0, 12):
196 case IP_VERSION(11, 0, 13):
197 psp_v11_0_set_psp_funcs(psp);
198 psp->boot_time_tmr = false;
200 case IP_VERSION(11, 0, 3):
201 case IP_VERSION(12, 0, 1):
202 psp_v12_0_set_psp_funcs(psp);
203 psp->autoload_supported = false;
204 psp->boot_time_tmr = false;
206 case IP_VERSION(13, 0, 2):
207 psp->boot_time_tmr = false;
209 case IP_VERSION(13, 0, 6):
210 psp_v13_0_set_psp_funcs(psp);
211 psp->autoload_supported = false;
213 case IP_VERSION(13, 0, 1):
214 case IP_VERSION(13, 0, 3):
215 case IP_VERSION(13, 0, 5):
216 case IP_VERSION(13, 0, 8):
217 case IP_VERSION(13, 0, 11):
218 case IP_VERSION(14, 0, 0):
219 case IP_VERSION(14, 0, 1):
220 psp_v13_0_set_psp_funcs(psp);
221 psp->boot_time_tmr = false;
223 case IP_VERSION(11, 0, 8):
224 if (adev->apu_flags & AMD_APU_IS_CYAN_SKILLFISH2) {
225 psp_v11_0_8_set_psp_funcs(psp);
227 psp->autoload_supported = false;
228 psp->boot_time_tmr = false;
230 case IP_VERSION(13, 0, 0):
231 case IP_VERSION(13, 0, 7):
232 case IP_VERSION(13, 0, 10):
233 psp_v13_0_set_psp_funcs(psp);
234 adev->psp.sup_ifwi_up = !amdgpu_sriov_vf(adev);
235 psp->boot_time_tmr = false;
237 case IP_VERSION(13, 0, 4):
238 psp_v13_0_4_set_psp_funcs(psp);
239 psp->boot_time_tmr = false;
241 case IP_VERSION(14, 0, 2):
242 case IP_VERSION(14, 0, 3):
243 psp_v14_0_set_psp_funcs(psp);
251 adev->psp_timeout = 20000;
253 psp_check_pmfw_centralized_cstate_management(psp);
255 if (amdgpu_sriov_vf(adev))
256 return psp_init_sriov_microcode(psp);
258 return psp_init_microcode(psp);
261 void psp_ta_free_shared_buf(struct ta_mem_context *mem_ctx)
263 amdgpu_bo_free_kernel(&mem_ctx->shared_bo, &mem_ctx->shared_mc_addr,
264 &mem_ctx->shared_buf);
265 mem_ctx->shared_bo = NULL;
268 static void psp_free_shared_bufs(struct psp_context *psp)
273 /* free TMR memory buffer */
274 pptr = amdgpu_sriov_vf(psp->adev) ? &tmr_buf : NULL;
275 amdgpu_bo_free_kernel(&psp->tmr_bo, &psp->tmr_mc_addr, pptr);
278 /* free xgmi shared memory */
279 psp_ta_free_shared_buf(&psp->xgmi_context.context.mem_context);
281 /* free ras shared memory */
282 psp_ta_free_shared_buf(&psp->ras_context.context.mem_context);
284 /* free hdcp shared memory */
285 psp_ta_free_shared_buf(&psp->hdcp_context.context.mem_context);
287 /* free dtm shared memory */
288 psp_ta_free_shared_buf(&psp->dtm_context.context.mem_context);
290 /* free rap shared memory */
291 psp_ta_free_shared_buf(&psp->rap_context.context.mem_context);
293 /* free securedisplay shared memory */
294 psp_ta_free_shared_buf(&psp->securedisplay_context.context.mem_context);
299 static void psp_memory_training_fini(struct psp_context *psp)
301 struct psp_memory_training_context *ctx = &psp->mem_train_ctx;
303 ctx->init = PSP_MEM_TRAIN_NOT_SUPPORT;
304 kfree(ctx->sys_cache);
305 ctx->sys_cache = NULL;
308 static int psp_memory_training_init(struct psp_context *psp)
311 struct psp_memory_training_context *ctx = &psp->mem_train_ctx;
313 if (ctx->init != PSP_MEM_TRAIN_RESERVE_SUCCESS) {
314 dev_dbg(psp->adev->dev, "memory training is not supported!\n");
318 ctx->sys_cache = kzalloc(ctx->train_data_size, GFP_KERNEL);
319 if (ctx->sys_cache == NULL) {
320 dev_err(psp->adev->dev, "alloc mem_train_ctx.sys_cache failed!\n");
325 dev_dbg(psp->adev->dev,
326 "train_data_size:%llx,p2c_train_data_offset:%llx,c2p_train_data_offset:%llx.\n",
327 ctx->train_data_size,
328 ctx->p2c_train_data_offset,
329 ctx->c2p_train_data_offset);
330 ctx->init = PSP_MEM_TRAIN_INIT_SUCCESS;
334 psp_memory_training_fini(psp);
339 * Helper funciton to query psp runtime database entry
341 * @adev: amdgpu_device pointer
342 * @entry_type: the type of psp runtime database entry
343 * @db_entry: runtime database entry pointer
345 * Return false if runtime database doesn't exit or entry is invalid
346 * or true if the specific database entry is found, and copy to @db_entry
348 static bool psp_get_runtime_db_entry(struct amdgpu_device *adev,
349 enum psp_runtime_entry_type entry_type,
352 uint64_t db_header_pos, db_dir_pos;
353 struct psp_runtime_data_header db_header = {0};
354 struct psp_runtime_data_directory db_dir = {0};
358 if (amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(13, 0, 6))
361 db_header_pos = adev->gmc.mc_vram_size - PSP_RUNTIME_DB_OFFSET;
362 db_dir_pos = db_header_pos + sizeof(struct psp_runtime_data_header);
364 /* read runtime db header from vram */
365 amdgpu_device_vram_access(adev, db_header_pos, (uint32_t *)&db_header,
366 sizeof(struct psp_runtime_data_header), false);
368 if (db_header.cookie != PSP_RUNTIME_DB_COOKIE_ID) {
369 /* runtime db doesn't exist, exit */
370 dev_dbg(adev->dev, "PSP runtime database doesn't exist\n");
374 /* read runtime database entry from vram */
375 amdgpu_device_vram_access(adev, db_dir_pos, (uint32_t *)&db_dir,
376 sizeof(struct psp_runtime_data_directory), false);
378 if (db_dir.entry_count >= PSP_RUNTIME_DB_DIAG_ENTRY_MAX_COUNT) {
379 /* invalid db entry count, exit */
380 dev_warn(adev->dev, "Invalid PSP runtime database entry count\n");
384 /* look up for requested entry type */
385 for (i = 0; i < db_dir.entry_count && !ret; i++) {
386 if (db_dir.entry_list[i].entry_type == entry_type) {
387 switch (entry_type) {
388 case PSP_RUNTIME_ENTRY_TYPE_BOOT_CONFIG:
389 if (db_dir.entry_list[i].size < sizeof(struct psp_runtime_boot_cfg_entry)) {
390 /* invalid db entry size */
391 dev_warn(adev->dev, "Invalid PSP runtime database boot cfg entry size\n");
394 /* read runtime database entry */
395 amdgpu_device_vram_access(adev, db_header_pos + db_dir.entry_list[i].offset,
396 (uint32_t *)db_entry, sizeof(struct psp_runtime_boot_cfg_entry), false);
399 case PSP_RUNTIME_ENTRY_TYPE_PPTABLE_ERR_STATUS:
400 if (db_dir.entry_list[i].size < sizeof(struct psp_runtime_scpm_entry)) {
401 /* invalid db entry size */
402 dev_warn(adev->dev, "Invalid PSP runtime database scpm entry size\n");
405 /* read runtime database entry */
406 amdgpu_device_vram_access(adev, db_header_pos + db_dir.entry_list[i].offset,
407 (uint32_t *)db_entry, sizeof(struct psp_runtime_scpm_entry), false);
420 static int psp_sw_init(void *handle)
422 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
423 struct psp_context *psp = &adev->psp;
425 struct psp_runtime_boot_cfg_entry boot_cfg_entry;
426 struct psp_memory_training_context *mem_training_ctx = &psp->mem_train_ctx;
427 struct psp_runtime_scpm_entry scpm_entry;
429 psp->cmd = kzalloc(sizeof(struct psp_gfx_cmd_resp), GFP_KERNEL);
431 dev_err(adev->dev, "Failed to allocate memory to command buffer!\n");
435 adev->psp.xgmi_context.supports_extended_data =
436 !adev->gmc.xgmi.connected_to_cpu &&
437 amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(13, 0, 2);
439 memset(&scpm_entry, 0, sizeof(scpm_entry));
440 if ((psp_get_runtime_db_entry(adev,
441 PSP_RUNTIME_ENTRY_TYPE_PPTABLE_ERR_STATUS,
443 (scpm_entry.scpm_status != SCPM_DISABLE)) {
444 adev->scpm_enabled = true;
445 adev->scpm_status = scpm_entry.scpm_status;
447 adev->scpm_enabled = false;
448 adev->scpm_status = SCPM_DISABLE;
451 /* TODO: stop gpu driver services and print alarm if scpm is enabled with error status */
453 memset(&boot_cfg_entry, 0, sizeof(boot_cfg_entry));
454 if (psp_get_runtime_db_entry(adev,
455 PSP_RUNTIME_ENTRY_TYPE_BOOT_CONFIG,
457 psp->boot_cfg_bitmask = boot_cfg_entry.boot_cfg_bitmask;
458 if ((psp->boot_cfg_bitmask) &
459 BOOT_CFG_FEATURE_TWO_STAGE_DRAM_TRAINING) {
460 /* If psp runtime database exists, then
461 * only enable two stage memory training
462 * when TWO_STAGE_DRAM_TRAINING bit is set
463 * in runtime database
465 mem_training_ctx->enable_mem_training = true;
469 /* If psp runtime database doesn't exist or is
470 * invalid, force enable two stage memory training
472 mem_training_ctx->enable_mem_training = true;
475 if (mem_training_ctx->enable_mem_training) {
476 ret = psp_memory_training_init(psp);
478 dev_err(adev->dev, "Failed to initialize memory training!\n");
482 ret = psp_mem_training(psp, PSP_MEM_TRAIN_COLD_BOOT);
484 dev_err(adev->dev, "Failed to process memory training!\n");
489 ret = amdgpu_bo_create_kernel(adev, PSP_1_MEG, PSP_1_MEG,
490 (amdgpu_sriov_vf(adev) || adev->debug_use_vram_fw_buf) ?
491 AMDGPU_GEM_DOMAIN_VRAM : AMDGPU_GEM_DOMAIN_GTT,
493 &psp->fw_pri_mc_addr,
498 ret = amdgpu_bo_create_kernel(adev, PSP_FENCE_BUFFER_SIZE, PAGE_SIZE,
499 AMDGPU_GEM_DOMAIN_VRAM |
500 AMDGPU_GEM_DOMAIN_GTT,
502 &psp->fence_buf_mc_addr,
507 ret = amdgpu_bo_create_kernel(adev, PSP_CMD_BUFFER_SIZE, PAGE_SIZE,
508 AMDGPU_GEM_DOMAIN_VRAM |
509 AMDGPU_GEM_DOMAIN_GTT,
510 &psp->cmd_buf_bo, &psp->cmd_buf_mc_addr,
511 (void **)&psp->cmd_buf_mem);
518 amdgpu_bo_free_kernel(&psp->fence_buf_bo,
519 &psp->fence_buf_mc_addr, &psp->fence_buf);
521 amdgpu_bo_free_kernel(&psp->fw_pri_bo,
522 &psp->fw_pri_mc_addr, &psp->fw_pri_buf);
526 static int psp_sw_fini(void *handle)
528 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
529 struct psp_context *psp = &adev->psp;
530 struct psp_gfx_cmd_resp *cmd = psp->cmd;
532 psp_memory_training_fini(psp);
534 amdgpu_ucode_release(&psp->sos_fw);
535 amdgpu_ucode_release(&psp->asd_fw);
536 amdgpu_ucode_release(&psp->ta_fw);
537 amdgpu_ucode_release(&psp->cap_fw);
538 amdgpu_ucode_release(&psp->toc_fw);
543 psp_free_shared_bufs(psp);
545 if (psp->km_ring.ring_mem)
546 amdgpu_bo_free_kernel(&adev->firmware.rbuf,
547 &psp->km_ring.ring_mem_mc_addr,
548 (void **)&psp->km_ring.ring_mem);
550 amdgpu_bo_free_kernel(&psp->fw_pri_bo,
551 &psp->fw_pri_mc_addr, &psp->fw_pri_buf);
552 amdgpu_bo_free_kernel(&psp->fence_buf_bo,
553 &psp->fence_buf_mc_addr, &psp->fence_buf);
554 amdgpu_bo_free_kernel(&psp->cmd_buf_bo, &psp->cmd_buf_mc_addr,
555 (void **)&psp->cmd_buf_mem);
560 int psp_wait_for(struct psp_context *psp, uint32_t reg_index,
561 uint32_t reg_val, uint32_t mask, bool check_changed)
565 struct amdgpu_device *adev = psp->adev;
567 if (psp->adev->no_hw_access)
570 for (i = 0; i < adev->usec_timeout; i++) {
571 val = RREG32(reg_index);
576 if ((val & mask) == reg_val)
585 int psp_wait_for_spirom_update(struct psp_context *psp, uint32_t reg_index,
586 uint32_t reg_val, uint32_t mask, uint32_t msec_timeout)
590 struct amdgpu_device *adev = psp->adev;
592 if (psp->adev->no_hw_access)
595 for (i = 0; i < msec_timeout; i++) {
596 val = RREG32(reg_index);
597 if ((val & mask) == reg_val)
605 static const char *psp_gfx_cmd_name(enum psp_gfx_cmd_id cmd_id)
608 case GFX_CMD_ID_LOAD_TA:
610 case GFX_CMD_ID_UNLOAD_TA:
612 case GFX_CMD_ID_INVOKE_CMD:
614 case GFX_CMD_ID_LOAD_ASD:
616 case GFX_CMD_ID_SETUP_TMR:
618 case GFX_CMD_ID_LOAD_IP_FW:
620 case GFX_CMD_ID_DESTROY_TMR:
621 return "DESTROY_TMR";
622 case GFX_CMD_ID_SAVE_RESTORE:
623 return "SAVE_RESTORE_IP_FW";
624 case GFX_CMD_ID_SETUP_VMR:
626 case GFX_CMD_ID_DESTROY_VMR:
627 return "DESTROY_VMR";
628 case GFX_CMD_ID_PROG_REG:
630 case GFX_CMD_ID_GET_FW_ATTESTATION:
631 return "GET_FW_ATTESTATION";
632 case GFX_CMD_ID_LOAD_TOC:
633 return "ID_LOAD_TOC";
634 case GFX_CMD_ID_AUTOLOAD_RLC:
635 return "AUTOLOAD_RLC";
636 case GFX_CMD_ID_BOOT_CFG:
639 return "UNKNOWN CMD";
644 psp_cmd_submit_buf(struct psp_context *psp,
645 struct amdgpu_firmware_info *ucode,
646 struct psp_gfx_cmd_resp *cmd, uint64_t fence_mc_addr)
650 int timeout = psp->adev->psp_timeout;
651 bool ras_intr = false;
652 bool skip_unsupport = false;
654 if (psp->adev->no_hw_access)
657 memset(psp->cmd_buf_mem, 0, PSP_CMD_BUFFER_SIZE);
659 memcpy(psp->cmd_buf_mem, cmd, sizeof(struct psp_gfx_cmd_resp));
661 index = atomic_inc_return(&psp->fence_value);
662 ret = psp_ring_cmd_submit(psp, psp->cmd_buf_mc_addr, fence_mc_addr, index);
664 atomic_dec(&psp->fence_value);
668 amdgpu_device_invalidate_hdp(psp->adev, NULL);
669 while (*((unsigned int *)psp->fence_buf) != index) {
673 * Shouldn't wait for timeout when err_event_athub occurs,
674 * because gpu reset thread triggered and lock resource should
675 * be released for psp resume sequence.
677 ras_intr = amdgpu_ras_intr_triggered();
680 usleep_range(10, 100);
681 amdgpu_device_invalidate_hdp(psp->adev, NULL);
684 /* We allow TEE_ERROR_NOT_SUPPORTED for VMR command and PSP_ERR_UNKNOWN_COMMAND in SRIOV */
685 skip_unsupport = (psp->cmd_buf_mem->resp.status == TEE_ERROR_NOT_SUPPORTED ||
686 psp->cmd_buf_mem->resp.status == PSP_ERR_UNKNOWN_COMMAND) && amdgpu_sriov_vf(psp->adev);
688 memcpy(&cmd->resp, &psp->cmd_buf_mem->resp, sizeof(struct psp_gfx_resp));
690 /* In some cases, psp response status is not 0 even there is no
691 * problem while the command is submitted. Some version of PSP FW
692 * doesn't write 0 to that field.
693 * So here we would like to only print a warning instead of an error
694 * during psp initialization to avoid breaking hw_init and it doesn't
697 if (!skip_unsupport && (psp->cmd_buf_mem->resp.status || !timeout) && !ras_intr) {
699 dev_warn(psp->adev->dev,
700 "failed to load ucode %s(0x%X) ",
701 amdgpu_ucode_name(ucode->ucode_id), ucode->ucode_id);
702 dev_warn(psp->adev->dev,
703 "psp gfx command %s(0x%X) failed and response status is (0x%X)\n",
704 psp_gfx_cmd_name(psp->cmd_buf_mem->cmd_id), psp->cmd_buf_mem->cmd_id,
705 psp->cmd_buf_mem->resp.status);
706 /* If any firmware (including CAP) load fails under SRIOV, it should
707 * return failure to stop the VF from initializing.
708 * Also return failure in case of timeout
710 if ((ucode && amdgpu_sriov_vf(psp->adev)) || !timeout) {
717 ucode->tmr_mc_addr_lo = psp->cmd_buf_mem->resp.fw_addr_lo;
718 ucode->tmr_mc_addr_hi = psp->cmd_buf_mem->resp.fw_addr_hi;
725 static struct psp_gfx_cmd_resp *acquire_psp_cmd_buf(struct psp_context *psp)
727 struct psp_gfx_cmd_resp *cmd = psp->cmd;
729 mutex_lock(&psp->mutex);
731 memset(cmd, 0, sizeof(struct psp_gfx_cmd_resp));
736 static void release_psp_cmd_buf(struct psp_context *psp)
738 mutex_unlock(&psp->mutex);
741 static void psp_prep_tmr_cmd_buf(struct psp_context *psp,
742 struct psp_gfx_cmd_resp *cmd,
743 uint64_t tmr_mc, struct amdgpu_bo *tmr_bo)
745 struct amdgpu_device *adev = psp->adev;
750 size = amdgpu_bo_size(tmr_bo);
751 tmr_pa = amdgpu_gmc_vram_pa(adev, tmr_bo);
754 if (amdgpu_sriov_vf(psp->adev))
755 cmd->cmd_id = GFX_CMD_ID_SETUP_VMR;
757 cmd->cmd_id = GFX_CMD_ID_SETUP_TMR;
758 cmd->cmd.cmd_setup_tmr.buf_phy_addr_lo = lower_32_bits(tmr_mc);
759 cmd->cmd.cmd_setup_tmr.buf_phy_addr_hi = upper_32_bits(tmr_mc);
760 cmd->cmd.cmd_setup_tmr.buf_size = size;
761 cmd->cmd.cmd_setup_tmr.bitfield.virt_phy_addr = 1;
762 cmd->cmd.cmd_setup_tmr.system_phy_addr_lo = lower_32_bits(tmr_pa);
763 cmd->cmd.cmd_setup_tmr.system_phy_addr_hi = upper_32_bits(tmr_pa);
766 static void psp_prep_load_toc_cmd_buf(struct psp_gfx_cmd_resp *cmd,
767 uint64_t pri_buf_mc, uint32_t size)
769 cmd->cmd_id = GFX_CMD_ID_LOAD_TOC;
770 cmd->cmd.cmd_load_toc.toc_phy_addr_lo = lower_32_bits(pri_buf_mc);
771 cmd->cmd.cmd_load_toc.toc_phy_addr_hi = upper_32_bits(pri_buf_mc);
772 cmd->cmd.cmd_load_toc.toc_size = size;
775 /* Issue LOAD TOC cmd to PSP to part toc and calculate tmr size needed */
776 static int psp_load_toc(struct psp_context *psp,
780 struct psp_gfx_cmd_resp *cmd = acquire_psp_cmd_buf(psp);
782 /* Copy toc to psp firmware private buffer */
783 psp_copy_fw(psp, psp->toc.start_addr, psp->toc.size_bytes);
785 psp_prep_load_toc_cmd_buf(cmd, psp->fw_pri_mc_addr, psp->toc.size_bytes);
787 ret = psp_cmd_submit_buf(psp, NULL, cmd,
788 psp->fence_buf_mc_addr);
790 *tmr_size = psp->cmd_buf_mem->resp.tmr_size;
792 release_psp_cmd_buf(psp);
797 /* Set up Trusted Memory Region */
798 static int psp_tmr_init(struct psp_context *psp)
806 * According to HW engineer, they prefer the TMR address be "naturally
807 * aligned" , e.g. the start address be an integer divide of TMR size.
809 * Note: this memory need be reserved till the driver
812 tmr_size = PSP_TMR_SIZE(psp->adev);
814 /* For ASICs support RLC autoload, psp will parse the toc
815 * and calculate the total size of TMR needed
817 if (!amdgpu_sriov_vf(psp->adev) &&
818 psp->toc.start_addr &&
819 psp->toc.size_bytes &&
821 ret = psp_load_toc(psp, &tmr_size);
823 dev_err(psp->adev->dev, "Failed to load toc\n");
828 if (!psp->tmr_bo && !psp->boot_time_tmr) {
829 pptr = amdgpu_sriov_vf(psp->adev) ? &tmr_buf : NULL;
830 ret = amdgpu_bo_create_kernel(psp->adev, tmr_size,
832 AMDGPU_HAS_VRAM(psp->adev) ?
833 AMDGPU_GEM_DOMAIN_VRAM :
834 AMDGPU_GEM_DOMAIN_GTT,
835 &psp->tmr_bo, &psp->tmr_mc_addr,
842 static bool psp_skip_tmr(struct psp_context *psp)
844 switch (amdgpu_ip_version(psp->adev, MP0_HWIP, 0)) {
845 case IP_VERSION(11, 0, 9):
846 case IP_VERSION(11, 0, 7):
847 case IP_VERSION(13, 0, 2):
848 case IP_VERSION(13, 0, 6):
849 case IP_VERSION(13, 0, 10):
856 static int psp_tmr_load(struct psp_context *psp)
859 struct psp_gfx_cmd_resp *cmd;
861 /* For Navi12 and CHIP_SIENNA_CICHLID SRIOV, do not set up TMR.
862 * Already set up by host driver.
864 if (amdgpu_sriov_vf(psp->adev) && psp_skip_tmr(psp))
867 cmd = acquire_psp_cmd_buf(psp);
869 psp_prep_tmr_cmd_buf(psp, cmd, psp->tmr_mc_addr, psp->tmr_bo);
871 dev_info(psp->adev->dev, "reserve 0x%lx from 0x%llx for PSP TMR\n",
872 amdgpu_bo_size(psp->tmr_bo), psp->tmr_mc_addr);
874 ret = psp_cmd_submit_buf(psp, NULL, cmd,
875 psp->fence_buf_mc_addr);
877 release_psp_cmd_buf(psp);
882 static void psp_prep_tmr_unload_cmd_buf(struct psp_context *psp,
883 struct psp_gfx_cmd_resp *cmd)
885 if (amdgpu_sriov_vf(psp->adev))
886 cmd->cmd_id = GFX_CMD_ID_DESTROY_VMR;
888 cmd->cmd_id = GFX_CMD_ID_DESTROY_TMR;
891 static int psp_tmr_unload(struct psp_context *psp)
894 struct psp_gfx_cmd_resp *cmd;
896 /* skip TMR unload for Navi12 and CHIP_SIENNA_CICHLID SRIOV,
897 * as TMR is not loaded at all
899 if (amdgpu_sriov_vf(psp->adev) && psp_skip_tmr(psp))
902 cmd = acquire_psp_cmd_buf(psp);
904 psp_prep_tmr_unload_cmd_buf(psp, cmd);
905 dev_dbg(psp->adev->dev, "free PSP TMR buffer\n");
907 ret = psp_cmd_submit_buf(psp, NULL, cmd,
908 psp->fence_buf_mc_addr);
910 release_psp_cmd_buf(psp);
915 static int psp_tmr_terminate(struct psp_context *psp)
917 return psp_tmr_unload(psp);
920 int psp_get_fw_attestation_records_addr(struct psp_context *psp,
921 uint64_t *output_ptr)
924 struct psp_gfx_cmd_resp *cmd;
929 if (amdgpu_sriov_vf(psp->adev))
932 cmd = acquire_psp_cmd_buf(psp);
934 cmd->cmd_id = GFX_CMD_ID_GET_FW_ATTESTATION;
936 ret = psp_cmd_submit_buf(psp, NULL, cmd,
937 psp->fence_buf_mc_addr);
940 *output_ptr = ((uint64_t)cmd->resp.uresp.fwar_db_info.fwar_db_addr_lo) +
941 ((uint64_t)cmd->resp.uresp.fwar_db_info.fwar_db_addr_hi << 32);
944 release_psp_cmd_buf(psp);
949 static int psp_boot_config_get(struct amdgpu_device *adev, uint32_t *boot_cfg)
951 struct psp_context *psp = &adev->psp;
952 struct psp_gfx_cmd_resp *cmd;
955 if (amdgpu_sriov_vf(adev))
958 cmd = acquire_psp_cmd_buf(psp);
960 cmd->cmd_id = GFX_CMD_ID_BOOT_CFG;
961 cmd->cmd.boot_cfg.sub_cmd = BOOTCFG_CMD_GET;
963 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
966 (cmd->resp.uresp.boot_cfg.boot_cfg & BOOT_CONFIG_GECC) ? 1 : 0;
969 release_psp_cmd_buf(psp);
974 static int psp_boot_config_set(struct amdgpu_device *adev, uint32_t boot_cfg)
977 struct psp_context *psp = &adev->psp;
978 struct psp_gfx_cmd_resp *cmd;
980 if (amdgpu_sriov_vf(adev))
983 cmd = acquire_psp_cmd_buf(psp);
985 cmd->cmd_id = GFX_CMD_ID_BOOT_CFG;
986 cmd->cmd.boot_cfg.sub_cmd = BOOTCFG_CMD_SET;
987 cmd->cmd.boot_cfg.boot_config = boot_cfg;
988 cmd->cmd.boot_cfg.boot_config_valid = boot_cfg;
990 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
992 release_psp_cmd_buf(psp);
997 static int psp_rl_load(struct amdgpu_device *adev)
1000 struct psp_context *psp = &adev->psp;
1001 struct psp_gfx_cmd_resp *cmd;
1003 if (!is_psp_fw_valid(psp->rl))
1006 cmd = acquire_psp_cmd_buf(psp);
1008 memset(psp->fw_pri_buf, 0, PSP_1_MEG);
1009 memcpy(psp->fw_pri_buf, psp->rl.start_addr, psp->rl.size_bytes);
1011 cmd->cmd_id = GFX_CMD_ID_LOAD_IP_FW;
1012 cmd->cmd.cmd_load_ip_fw.fw_phy_addr_lo = lower_32_bits(psp->fw_pri_mc_addr);
1013 cmd->cmd.cmd_load_ip_fw.fw_phy_addr_hi = upper_32_bits(psp->fw_pri_mc_addr);
1014 cmd->cmd.cmd_load_ip_fw.fw_size = psp->rl.size_bytes;
1015 cmd->cmd.cmd_load_ip_fw.fw_type = GFX_FW_TYPE_REG_LIST;
1017 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
1019 release_psp_cmd_buf(psp);
1024 int psp_spatial_partition(struct psp_context *psp, int mode)
1026 struct psp_gfx_cmd_resp *cmd;
1029 if (amdgpu_sriov_vf(psp->adev))
1032 cmd = acquire_psp_cmd_buf(psp);
1034 cmd->cmd_id = GFX_CMD_ID_SRIOV_SPATIAL_PART;
1035 cmd->cmd.cmd_spatial_part.mode = mode;
1037 dev_info(psp->adev->dev, "Requesting %d partitions through PSP", mode);
1038 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
1040 release_psp_cmd_buf(psp);
1045 static int psp_asd_initialize(struct psp_context *psp)
1049 /* If PSP version doesn't match ASD version, asd loading will be failed.
1050 * add workaround to bypass it for sriov now.
1051 * TODO: add version check to make it common
1053 if (amdgpu_sriov_vf(psp->adev) || !psp->asd_context.bin_desc.size_bytes)
1056 psp->asd_context.mem_context.shared_mc_addr = 0;
1057 psp->asd_context.mem_context.shared_mem_size = PSP_ASD_SHARED_MEM_SIZE;
1058 psp->asd_context.ta_load_type = GFX_CMD_ID_LOAD_ASD;
1060 ret = psp_ta_load(psp, &psp->asd_context);
1062 psp->asd_context.initialized = true;
1067 static void psp_prep_ta_unload_cmd_buf(struct psp_gfx_cmd_resp *cmd,
1068 uint32_t session_id)
1070 cmd->cmd_id = GFX_CMD_ID_UNLOAD_TA;
1071 cmd->cmd.cmd_unload_ta.session_id = session_id;
1074 int psp_ta_unload(struct psp_context *psp, struct ta_context *context)
1077 struct psp_gfx_cmd_resp *cmd = acquire_psp_cmd_buf(psp);
1079 psp_prep_ta_unload_cmd_buf(cmd, context->session_id);
1081 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
1083 context->resp_status = cmd->resp.status;
1085 release_psp_cmd_buf(psp);
1090 static int psp_asd_terminate(struct psp_context *psp)
1094 if (amdgpu_sriov_vf(psp->adev))
1097 if (!psp->asd_context.initialized)
1100 ret = psp_ta_unload(psp, &psp->asd_context);
1102 psp->asd_context.initialized = false;
1107 static void psp_prep_reg_prog_cmd_buf(struct psp_gfx_cmd_resp *cmd,
1108 uint32_t id, uint32_t value)
1110 cmd->cmd_id = GFX_CMD_ID_PROG_REG;
1111 cmd->cmd.cmd_setup_reg_prog.reg_value = value;
1112 cmd->cmd.cmd_setup_reg_prog.reg_id = id;
1115 int psp_reg_program(struct psp_context *psp, enum psp_reg_prog_id reg,
1118 struct psp_gfx_cmd_resp *cmd;
1121 if (reg >= PSP_REG_LAST)
1124 cmd = acquire_psp_cmd_buf(psp);
1126 psp_prep_reg_prog_cmd_buf(cmd, reg, value);
1127 ret = psp_cmd_submit_buf(psp, NULL, cmd, psp->fence_buf_mc_addr);
1129 dev_err(psp->adev->dev, "PSP failed to program reg id %d\n", reg);
1131 release_psp_cmd_buf(psp);
1136 static void psp_prep_ta_load_cmd_buf(struct psp_gfx_cmd_resp *cmd,
1138 struct ta_context *context)
1140 cmd->cmd_id = context->ta_load_type;
1141 cmd->cmd.cmd_load_ta.app_phy_addr_lo = lower_32_bits(ta_bin_mc);
1142 cmd->cmd.cmd_load_ta.app_phy_addr_hi = upper_32_bits(ta_bin_mc);
1143 cmd->cmd.cmd_load_ta.app_len = context->bin_desc.size_bytes;
1145 cmd->cmd.cmd_load_ta.cmd_buf_phy_addr_lo =
1146 lower_32_bits(context->mem_context.shared_mc_addr);
1147 cmd->cmd.cmd_load_ta.cmd_buf_phy_addr_hi =
1148 upper_32_bits(context->mem_context.shared_mc_addr);
1149 cmd->cmd.cmd_load_ta.cmd_buf_len = context->mem_context.shared_mem_size;
1152 int psp_ta_init_shared_buf(struct psp_context *psp,
1153 struct ta_mem_context *mem_ctx)
1156 * Allocate 16k memory aligned to 4k from Frame Buffer (local
1157 * physical) for ta to host memory
1159 return amdgpu_bo_create_kernel(psp->adev, mem_ctx->shared_mem_size,
1160 PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM |
1161 AMDGPU_GEM_DOMAIN_GTT,
1162 &mem_ctx->shared_bo,
1163 &mem_ctx->shared_mc_addr,
1164 &mem_ctx->shared_buf);
1167 static void psp_prep_ta_invoke_cmd_buf(struct psp_gfx_cmd_resp *cmd,
1169 uint32_t session_id)
1171 cmd->cmd_id = GFX_CMD_ID_INVOKE_CMD;
1172 cmd->cmd.cmd_invoke_cmd.session_id = session_id;
1173 cmd->cmd.cmd_invoke_cmd.ta_cmd_id = ta_cmd_id;
1176 int psp_ta_invoke(struct psp_context *psp,
1178 struct ta_context *context)
1181 struct psp_gfx_cmd_resp *cmd = acquire_psp_cmd_buf(psp);
1183 psp_prep_ta_invoke_cmd_buf(cmd, ta_cmd_id, context->session_id);
1185 ret = psp_cmd_submit_buf(psp, NULL, cmd,
1186 psp->fence_buf_mc_addr);
1188 context->resp_status = cmd->resp.status;
1190 release_psp_cmd_buf(psp);
1195 int psp_ta_load(struct psp_context *psp, struct ta_context *context)
1198 struct psp_gfx_cmd_resp *cmd;
1200 cmd = acquire_psp_cmd_buf(psp);
1202 psp_copy_fw(psp, context->bin_desc.start_addr,
1203 context->bin_desc.size_bytes);
1205 psp_prep_ta_load_cmd_buf(cmd, psp->fw_pri_mc_addr, context);
1207 ret = psp_cmd_submit_buf(psp, NULL, cmd,
1208 psp->fence_buf_mc_addr);
1210 context->resp_status = cmd->resp.status;
1213 context->session_id = cmd->resp.session_id;
1215 release_psp_cmd_buf(psp);
1220 int psp_xgmi_invoke(struct psp_context *psp, uint32_t ta_cmd_id)
1222 return psp_ta_invoke(psp, ta_cmd_id, &psp->xgmi_context.context);
1225 int psp_xgmi_terminate(struct psp_context *psp)
1228 struct amdgpu_device *adev = psp->adev;
1230 /* XGMI TA unload currently is not supported on Arcturus/Aldebaran A+A */
1231 if (amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(11, 0, 4) ||
1232 (amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(13, 0, 2) &&
1233 adev->gmc.xgmi.connected_to_cpu))
1236 if (!psp->xgmi_context.context.initialized)
1239 ret = psp_ta_unload(psp, &psp->xgmi_context.context);
1241 psp->xgmi_context.context.initialized = false;
1246 int psp_xgmi_initialize(struct psp_context *psp, bool set_extended_data, bool load_ta)
1248 struct ta_xgmi_shared_memory *xgmi_cmd;
1252 !psp->xgmi_context.context.bin_desc.size_bytes ||
1253 !psp->xgmi_context.context.bin_desc.start_addr)
1259 psp->xgmi_context.context.mem_context.shared_mem_size = PSP_XGMI_SHARED_MEM_SIZE;
1260 psp->xgmi_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
1262 if (!psp->xgmi_context.context.mem_context.shared_buf) {
1263 ret = psp_ta_init_shared_buf(psp, &psp->xgmi_context.context.mem_context);
1269 ret = psp_ta_load(psp, &psp->xgmi_context.context);
1271 psp->xgmi_context.context.initialized = true;
1276 /* Initialize XGMI session */
1277 xgmi_cmd = (struct ta_xgmi_shared_memory *)(psp->xgmi_context.context.mem_context.shared_buf);
1278 memset(xgmi_cmd, 0, sizeof(struct ta_xgmi_shared_memory));
1279 xgmi_cmd->flag_extend_link_record = set_extended_data;
1280 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__INITIALIZE;
1282 ret = psp_xgmi_invoke(psp, xgmi_cmd->cmd_id);
1283 /* note down the capbility flag for XGMI TA */
1284 psp->xgmi_context.xgmi_ta_caps = xgmi_cmd->caps_flag;
1289 int psp_xgmi_get_hive_id(struct psp_context *psp, uint64_t *hive_id)
1291 struct ta_xgmi_shared_memory *xgmi_cmd;
1294 xgmi_cmd = (struct ta_xgmi_shared_memory *)psp->xgmi_context.context.mem_context.shared_buf;
1295 memset(xgmi_cmd, 0, sizeof(struct ta_xgmi_shared_memory));
1297 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__GET_HIVE_ID;
1299 /* Invoke xgmi ta to get hive id */
1300 ret = psp_xgmi_invoke(psp, xgmi_cmd->cmd_id);
1304 *hive_id = xgmi_cmd->xgmi_out_message.get_hive_id.hive_id;
1309 int psp_xgmi_get_node_id(struct psp_context *psp, uint64_t *node_id)
1311 struct ta_xgmi_shared_memory *xgmi_cmd;
1314 xgmi_cmd = (struct ta_xgmi_shared_memory *)psp->xgmi_context.context.mem_context.shared_buf;
1315 memset(xgmi_cmd, 0, sizeof(struct ta_xgmi_shared_memory));
1317 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__GET_NODE_ID;
1319 /* Invoke xgmi ta to get the node id */
1320 ret = psp_xgmi_invoke(psp, xgmi_cmd->cmd_id);
1324 *node_id = xgmi_cmd->xgmi_out_message.get_node_id.node_id;
1329 static bool psp_xgmi_peer_link_info_supported(struct psp_context *psp)
1331 return (amdgpu_ip_version(psp->adev, MP0_HWIP, 0) ==
1332 IP_VERSION(13, 0, 2) &&
1333 psp->xgmi_context.context.bin_desc.fw_version >= 0x2000000b) ||
1334 amdgpu_ip_version(psp->adev, MP0_HWIP, 0) >=
1335 IP_VERSION(13, 0, 6);
1339 * Chips that support extended topology information require the driver to
1340 * reflect topology information in the opposite direction. This is
1341 * because the TA has already exceeded its link record limit and if the
1342 * TA holds bi-directional information, the driver would have to do
1343 * multiple fetches instead of just two.
1345 static void psp_xgmi_reflect_topology_info(struct psp_context *psp,
1346 struct psp_xgmi_node_info node_info)
1348 struct amdgpu_device *mirror_adev;
1349 struct amdgpu_hive_info *hive;
1350 uint64_t src_node_id = psp->adev->gmc.xgmi.node_id;
1351 uint64_t dst_node_id = node_info.node_id;
1352 uint8_t dst_num_hops = node_info.num_hops;
1353 uint8_t dst_num_links = node_info.num_links;
1355 hive = amdgpu_get_xgmi_hive(psp->adev);
1356 list_for_each_entry(mirror_adev, &hive->device_list, gmc.xgmi.head) {
1357 struct psp_xgmi_topology_info *mirror_top_info;
1360 if (mirror_adev->gmc.xgmi.node_id != dst_node_id)
1363 mirror_top_info = &mirror_adev->psp.xgmi_context.top_info;
1364 for (j = 0; j < mirror_top_info->num_nodes; j++) {
1365 if (mirror_top_info->nodes[j].node_id != src_node_id)
1368 mirror_top_info->nodes[j].num_hops = dst_num_hops;
1370 * prevent 0 num_links value re-reflection since reflection
1371 * criteria is based on num_hops (direct or indirect).
1375 mirror_top_info->nodes[j].num_links = dst_num_links;
1383 amdgpu_put_xgmi_hive(hive);
1386 int psp_xgmi_get_topology_info(struct psp_context *psp,
1388 struct psp_xgmi_topology_info *topology,
1389 bool get_extended_data)
1391 struct ta_xgmi_shared_memory *xgmi_cmd;
1392 struct ta_xgmi_cmd_get_topology_info_input *topology_info_input;
1393 struct ta_xgmi_cmd_get_topology_info_output *topology_info_output;
1397 if (!topology || topology->num_nodes > TA_XGMI__MAX_CONNECTED_NODES)
1400 xgmi_cmd = (struct ta_xgmi_shared_memory *)psp->xgmi_context.context.mem_context.shared_buf;
1401 memset(xgmi_cmd, 0, sizeof(struct ta_xgmi_shared_memory));
1402 xgmi_cmd->flag_extend_link_record = get_extended_data;
1404 /* Fill in the shared memory with topology information as input */
1405 topology_info_input = &xgmi_cmd->xgmi_in_message.get_topology_info;
1406 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__GET_TOPOLOGY_INFO;
1407 topology_info_input->num_nodes = number_devices;
1409 for (i = 0; i < topology_info_input->num_nodes; i++) {
1410 topology_info_input->nodes[i].node_id = topology->nodes[i].node_id;
1411 topology_info_input->nodes[i].num_hops = topology->nodes[i].num_hops;
1412 topology_info_input->nodes[i].is_sharing_enabled = topology->nodes[i].is_sharing_enabled;
1413 topology_info_input->nodes[i].sdma_engine = topology->nodes[i].sdma_engine;
1416 /* Invoke xgmi ta to get the topology information */
1417 ret = psp_xgmi_invoke(psp, TA_COMMAND_XGMI__GET_TOPOLOGY_INFO);
1421 /* Read the output topology information from the shared memory */
1422 topology_info_output = &xgmi_cmd->xgmi_out_message.get_topology_info;
1423 topology->num_nodes = xgmi_cmd->xgmi_out_message.get_topology_info.num_nodes;
1424 for (i = 0; i < topology->num_nodes; i++) {
1425 /* extended data will either be 0 or equal to non-extended data */
1426 if (topology_info_output->nodes[i].num_hops)
1427 topology->nodes[i].num_hops = topology_info_output->nodes[i].num_hops;
1429 /* non-extended data gets everything here so no need to update */
1430 if (!get_extended_data) {
1431 topology->nodes[i].node_id = topology_info_output->nodes[i].node_id;
1432 topology->nodes[i].is_sharing_enabled =
1433 topology_info_output->nodes[i].is_sharing_enabled;
1434 topology->nodes[i].sdma_engine =
1435 topology_info_output->nodes[i].sdma_engine;
1440 /* Invoke xgmi ta again to get the link information */
1441 if (psp_xgmi_peer_link_info_supported(psp)) {
1442 struct ta_xgmi_cmd_get_peer_link_info *link_info_output;
1443 struct ta_xgmi_cmd_get_extend_peer_link_info *link_extend_info_output;
1444 bool requires_reflection =
1445 (psp->xgmi_context.supports_extended_data &&
1446 get_extended_data) ||
1447 amdgpu_ip_version(psp->adev, MP0_HWIP, 0) ==
1448 IP_VERSION(13, 0, 6);
1449 bool ta_port_num_support = amdgpu_sriov_vf(psp->adev) ? 0 :
1450 psp->xgmi_context.xgmi_ta_caps & EXTEND_PEER_LINK_INFO_CMD_FLAG;
1452 /* popluate the shared output buffer rather than the cmd input buffer
1453 * with node_ids as the input for GET_PEER_LINKS command execution.
1454 * This is required for GET_PEER_LINKS per xgmi ta implementation.
1455 * The same requirement for GET_EXTEND_PEER_LINKS command.
1457 if (ta_port_num_support) {
1458 link_extend_info_output = &xgmi_cmd->xgmi_out_message.get_extend_link_info;
1460 for (i = 0; i < topology->num_nodes; i++)
1461 link_extend_info_output->nodes[i].node_id = topology->nodes[i].node_id;
1463 link_extend_info_output->num_nodes = topology->num_nodes;
1464 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__GET_EXTEND_PEER_LINKS;
1466 link_info_output = &xgmi_cmd->xgmi_out_message.get_link_info;
1468 for (i = 0; i < topology->num_nodes; i++)
1469 link_info_output->nodes[i].node_id = topology->nodes[i].node_id;
1471 link_info_output->num_nodes = topology->num_nodes;
1472 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__GET_PEER_LINKS;
1475 ret = psp_xgmi_invoke(psp, xgmi_cmd->cmd_id);
1479 for (i = 0; i < topology->num_nodes; i++) {
1480 uint8_t node_num_links = ta_port_num_support ?
1481 link_extend_info_output->nodes[i].num_links : link_info_output->nodes[i].num_links;
1482 /* accumulate num_links on extended data */
1483 if (get_extended_data) {
1484 topology->nodes[i].num_links = topology->nodes[i].num_links + node_num_links;
1486 topology->nodes[i].num_links = (requires_reflection && topology->nodes[i].num_links) ?
1487 topology->nodes[i].num_links : node_num_links;
1489 /* popluate the connected port num info if supported and available */
1490 if (ta_port_num_support && topology->nodes[i].num_links) {
1491 memcpy(topology->nodes[i].port_num, link_extend_info_output->nodes[i].port_num,
1492 sizeof(struct xgmi_connected_port_num) * TA_XGMI__MAX_PORT_NUM);
1495 /* reflect the topology information for bi-directionality */
1496 if (requires_reflection && topology->nodes[i].num_hops)
1497 psp_xgmi_reflect_topology_info(psp, topology->nodes[i]);
1504 int psp_xgmi_set_topology_info(struct psp_context *psp,
1506 struct psp_xgmi_topology_info *topology)
1508 struct ta_xgmi_shared_memory *xgmi_cmd;
1509 struct ta_xgmi_cmd_get_topology_info_input *topology_info_input;
1512 if (!topology || topology->num_nodes > TA_XGMI__MAX_CONNECTED_NODES)
1515 xgmi_cmd = (struct ta_xgmi_shared_memory *)psp->xgmi_context.context.mem_context.shared_buf;
1516 memset(xgmi_cmd, 0, sizeof(struct ta_xgmi_shared_memory));
1518 topology_info_input = &xgmi_cmd->xgmi_in_message.get_topology_info;
1519 xgmi_cmd->cmd_id = TA_COMMAND_XGMI__SET_TOPOLOGY_INFO;
1520 topology_info_input->num_nodes = number_devices;
1522 for (i = 0; i < topology_info_input->num_nodes; i++) {
1523 topology_info_input->nodes[i].node_id = topology->nodes[i].node_id;
1524 topology_info_input->nodes[i].num_hops = topology->nodes[i].num_hops;
1525 topology_info_input->nodes[i].is_sharing_enabled = 1;
1526 topology_info_input->nodes[i].sdma_engine = topology->nodes[i].sdma_engine;
1529 /* Invoke xgmi ta to set topology information */
1530 return psp_xgmi_invoke(psp, TA_COMMAND_XGMI__SET_TOPOLOGY_INFO);
1534 static void psp_ras_ta_check_status(struct psp_context *psp)
1536 struct ta_ras_shared_memory *ras_cmd =
1537 (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1539 switch (ras_cmd->ras_status) {
1540 case TA_RAS_STATUS__ERROR_UNSUPPORTED_IP:
1541 dev_warn(psp->adev->dev,
1542 "RAS WARNING: cmd failed due to unsupported ip\n");
1544 case TA_RAS_STATUS__ERROR_UNSUPPORTED_ERROR_INJ:
1545 dev_warn(psp->adev->dev,
1546 "RAS WARNING: cmd failed due to unsupported error injection\n");
1548 case TA_RAS_STATUS__SUCCESS:
1550 case TA_RAS_STATUS__TEE_ERROR_ACCESS_DENIED:
1551 if (ras_cmd->cmd_id == TA_RAS_COMMAND__TRIGGER_ERROR)
1552 dev_warn(psp->adev->dev,
1553 "RAS WARNING: Inject error to critical region is not allowed\n");
1556 dev_warn(psp->adev->dev,
1557 "RAS WARNING: ras status = 0x%X\n", ras_cmd->ras_status);
1562 int psp_ras_invoke(struct psp_context *psp, uint32_t ta_cmd_id)
1564 struct ta_ras_shared_memory *ras_cmd;
1567 ras_cmd = (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1570 * TODO: bypass the loading in sriov for now
1572 if (amdgpu_sriov_vf(psp->adev))
1575 ret = psp_ta_invoke(psp, ta_cmd_id, &psp->ras_context.context);
1577 if (amdgpu_ras_intr_triggered())
1580 if (ras_cmd->if_version > RAS_TA_HOST_IF_VER) {
1581 dev_warn(psp->adev->dev, "RAS: Unsupported Interface\n");
1586 if (ras_cmd->ras_out_message.flags.err_inject_switch_disable_flag) {
1587 dev_warn(psp->adev->dev, "ECC switch disabled\n");
1589 ras_cmd->ras_status = TA_RAS_STATUS__ERROR_RAS_NOT_AVAILABLE;
1590 } else if (ras_cmd->ras_out_message.flags.reg_access_failure_flag)
1591 dev_warn(psp->adev->dev,
1592 "RAS internal register access blocked\n");
1594 psp_ras_ta_check_status(psp);
1600 int psp_ras_enable_features(struct psp_context *psp,
1601 union ta_ras_cmd_input *info, bool enable)
1603 struct ta_ras_shared_memory *ras_cmd;
1606 if (!psp->ras_context.context.initialized)
1609 ras_cmd = (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1610 memset(ras_cmd, 0, sizeof(struct ta_ras_shared_memory));
1613 ras_cmd->cmd_id = TA_RAS_COMMAND__ENABLE_FEATURES;
1615 ras_cmd->cmd_id = TA_RAS_COMMAND__DISABLE_FEATURES;
1617 ras_cmd->ras_in_message = *info;
1619 ret = psp_ras_invoke(psp, ras_cmd->cmd_id);
1626 int psp_ras_terminate(struct psp_context *psp)
1631 * TODO: bypass the terminate in sriov for now
1633 if (amdgpu_sriov_vf(psp->adev))
1636 if (!psp->ras_context.context.initialized)
1639 ret = psp_ta_unload(psp, &psp->ras_context.context);
1641 psp->ras_context.context.initialized = false;
1646 int psp_ras_initialize(struct psp_context *psp)
1649 uint32_t boot_cfg = 0xFF;
1650 struct amdgpu_device *adev = psp->adev;
1651 struct ta_ras_shared_memory *ras_cmd;
1654 * TODO: bypass the initialize in sriov for now
1656 if (amdgpu_sriov_vf(adev))
1659 if (!adev->psp.ras_context.context.bin_desc.size_bytes ||
1660 !adev->psp.ras_context.context.bin_desc.start_addr) {
1661 dev_info(adev->dev, "RAS: optional ras ta ucode is not available\n");
1665 if (amdgpu_atomfirmware_dynamic_boot_config_supported(adev)) {
1666 /* query GECC enablement status from boot config
1667 * boot_cfg: 1: GECC is enabled or 0: GECC is disabled
1669 ret = psp_boot_config_get(adev, &boot_cfg);
1671 dev_warn(adev->dev, "PSP get boot config failed\n");
1673 if (!amdgpu_ras_is_supported(psp->adev, AMDGPU_RAS_BLOCK__UMC)) {
1675 dev_info(adev->dev, "GECC is disabled\n");
1677 /* disable GECC in next boot cycle if ras is
1678 * disabled by module parameter amdgpu_ras_enable
1679 * and/or amdgpu_ras_mask, or boot_config_get call
1682 ret = psp_boot_config_set(adev, 0);
1684 dev_warn(adev->dev, "PSP set boot config failed\n");
1686 dev_warn(adev->dev, "GECC will be disabled in next boot cycle if set amdgpu_ras_enable and/or amdgpu_ras_mask to 0x0\n");
1689 if (boot_cfg == 1) {
1690 dev_info(adev->dev, "GECC is enabled\n");
1692 /* enable GECC in next boot cycle if it is disabled
1693 * in boot config, or force enable GECC if failed to
1694 * get boot configuration
1696 ret = psp_boot_config_set(adev, BOOT_CONFIG_GECC);
1698 dev_warn(adev->dev, "PSP set boot config failed\n");
1700 dev_warn(adev->dev, "GECC will be enabled in next boot cycle\n");
1705 psp->ras_context.context.mem_context.shared_mem_size = PSP_RAS_SHARED_MEM_SIZE;
1706 psp->ras_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
1708 if (!psp->ras_context.context.mem_context.shared_buf) {
1709 ret = psp_ta_init_shared_buf(psp, &psp->ras_context.context.mem_context);
1714 ras_cmd = (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1715 memset(ras_cmd, 0, sizeof(struct ta_ras_shared_memory));
1717 if (amdgpu_ras_is_poison_mode_supported(adev))
1718 ras_cmd->ras_in_message.init_flags.poison_mode_en = 1;
1719 if (!adev->gmc.xgmi.connected_to_cpu && !adev->gmc.is_app_apu)
1720 ras_cmd->ras_in_message.init_flags.dgpu_mode = 1;
1721 ras_cmd->ras_in_message.init_flags.xcc_mask =
1723 ras_cmd->ras_in_message.init_flags.channel_dis_num = hweight32(adev->gmc.m_half_use) * 2;
1725 ret = psp_ta_load(psp, &psp->ras_context.context);
1727 if (!ret && !ras_cmd->ras_status)
1728 psp->ras_context.context.initialized = true;
1730 if (ras_cmd->ras_status)
1731 dev_warn(adev->dev, "RAS Init Status: 0x%X\n", ras_cmd->ras_status);
1733 /* fail to load RAS TA */
1734 psp->ras_context.context.initialized = false;
1740 int psp_ras_trigger_error(struct psp_context *psp,
1741 struct ta_ras_trigger_error_input *info, uint32_t instance_mask)
1743 struct ta_ras_shared_memory *ras_cmd;
1744 struct amdgpu_device *adev = psp->adev;
1748 if (!psp->ras_context.context.initialized)
1751 switch (info->block_id) {
1752 case TA_RAS_BLOCK__GFX:
1753 dev_mask = GET_MASK(GC, instance_mask);
1755 case TA_RAS_BLOCK__SDMA:
1756 dev_mask = GET_MASK(SDMA0, instance_mask);
1758 case TA_RAS_BLOCK__VCN:
1759 case TA_RAS_BLOCK__JPEG:
1760 dev_mask = GET_MASK(VCN, instance_mask);
1763 dev_mask = instance_mask;
1767 /* reuse sub_block_index for backward compatibility */
1768 dev_mask <<= AMDGPU_RAS_INST_SHIFT;
1769 dev_mask &= AMDGPU_RAS_INST_MASK;
1770 info->sub_block_index |= dev_mask;
1772 ras_cmd = (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1773 memset(ras_cmd, 0, sizeof(struct ta_ras_shared_memory));
1775 ras_cmd->cmd_id = TA_RAS_COMMAND__TRIGGER_ERROR;
1776 ras_cmd->ras_in_message.trigger_error = *info;
1778 ret = psp_ras_invoke(psp, ras_cmd->cmd_id);
1782 /* If err_event_athub occurs error inject was successful, however
1783 * return status from TA is no long reliable
1785 if (amdgpu_ras_intr_triggered())
1788 if (ras_cmd->ras_status == TA_RAS_STATUS__TEE_ERROR_ACCESS_DENIED)
1790 else if (ras_cmd->ras_status)
1796 int psp_ras_query_address(struct psp_context *psp,
1797 struct ta_ras_query_address_input *addr_in,
1798 struct ta_ras_query_address_output *addr_out)
1800 struct ta_ras_shared_memory *ras_cmd;
1803 if (!psp->ras_context.context.initialized)
1806 ras_cmd = (struct ta_ras_shared_memory *)psp->ras_context.context.mem_context.shared_buf;
1807 memset(ras_cmd, 0, sizeof(struct ta_ras_shared_memory));
1809 ras_cmd->cmd_id = TA_RAS_COMMAND__QUERY_ADDRESS;
1810 ras_cmd->ras_in_message.address = *addr_in;
1812 ret = psp_ras_invoke(psp, ras_cmd->cmd_id);
1813 if (ret || ras_cmd->ras_status || psp->cmd_buf_mem->resp.status)
1816 *addr_out = ras_cmd->ras_out_message.address;
1823 static int psp_hdcp_initialize(struct psp_context *psp)
1828 * TODO: bypass the initialize in sriov for now
1830 if (amdgpu_sriov_vf(psp->adev))
1833 /* bypass hdcp initialization if dmu is harvested */
1834 if (!amdgpu_device_has_display_hardware(psp->adev))
1837 if (!psp->hdcp_context.context.bin_desc.size_bytes ||
1838 !psp->hdcp_context.context.bin_desc.start_addr) {
1839 dev_info(psp->adev->dev, "HDCP: optional hdcp ta ucode is not available\n");
1843 psp->hdcp_context.context.mem_context.shared_mem_size = PSP_HDCP_SHARED_MEM_SIZE;
1844 psp->hdcp_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
1846 if (!psp->hdcp_context.context.mem_context.shared_buf) {
1847 ret = psp_ta_init_shared_buf(psp, &psp->hdcp_context.context.mem_context);
1852 ret = psp_ta_load(psp, &psp->hdcp_context.context);
1854 psp->hdcp_context.context.initialized = true;
1855 mutex_init(&psp->hdcp_context.mutex);
1861 int psp_hdcp_invoke(struct psp_context *psp, uint32_t ta_cmd_id)
1864 * TODO: bypass the loading in sriov for now
1866 if (amdgpu_sriov_vf(psp->adev))
1869 if (!psp->hdcp_context.context.initialized)
1872 return psp_ta_invoke(psp, ta_cmd_id, &psp->hdcp_context.context);
1875 static int psp_hdcp_terminate(struct psp_context *psp)
1880 * TODO: bypass the terminate in sriov for now
1882 if (amdgpu_sriov_vf(psp->adev))
1885 if (!psp->hdcp_context.context.initialized)
1888 ret = psp_ta_unload(psp, &psp->hdcp_context.context);
1890 psp->hdcp_context.context.initialized = false;
1897 static int psp_dtm_initialize(struct psp_context *psp)
1902 * TODO: bypass the initialize in sriov for now
1904 if (amdgpu_sriov_vf(psp->adev))
1907 /* bypass dtm initialization if dmu is harvested */
1908 if (!amdgpu_device_has_display_hardware(psp->adev))
1911 if (!psp->dtm_context.context.bin_desc.size_bytes ||
1912 !psp->dtm_context.context.bin_desc.start_addr) {
1913 dev_info(psp->adev->dev, "DTM: optional dtm ta ucode is not available\n");
1917 psp->dtm_context.context.mem_context.shared_mem_size = PSP_DTM_SHARED_MEM_SIZE;
1918 psp->dtm_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
1920 if (!psp->dtm_context.context.mem_context.shared_buf) {
1921 ret = psp_ta_init_shared_buf(psp, &psp->dtm_context.context.mem_context);
1926 ret = psp_ta_load(psp, &psp->dtm_context.context);
1928 psp->dtm_context.context.initialized = true;
1929 mutex_init(&psp->dtm_context.mutex);
1935 int psp_dtm_invoke(struct psp_context *psp, uint32_t ta_cmd_id)
1938 * TODO: bypass the loading in sriov for now
1940 if (amdgpu_sriov_vf(psp->adev))
1943 if (!psp->dtm_context.context.initialized)
1946 return psp_ta_invoke(psp, ta_cmd_id, &psp->dtm_context.context);
1949 static int psp_dtm_terminate(struct psp_context *psp)
1954 * TODO: bypass the terminate in sriov for now
1956 if (amdgpu_sriov_vf(psp->adev))
1959 if (!psp->dtm_context.context.initialized)
1962 ret = psp_ta_unload(psp, &psp->dtm_context.context);
1964 psp->dtm_context.context.initialized = false;
1971 static int psp_rap_initialize(struct psp_context *psp)
1974 enum ta_rap_status status = TA_RAP_STATUS__SUCCESS;
1977 * TODO: bypass the initialize in sriov for now
1979 if (amdgpu_sriov_vf(psp->adev))
1982 if (!psp->rap_context.context.bin_desc.size_bytes ||
1983 !psp->rap_context.context.bin_desc.start_addr) {
1984 dev_info(psp->adev->dev, "RAP: optional rap ta ucode is not available\n");
1988 psp->rap_context.context.mem_context.shared_mem_size = PSP_RAP_SHARED_MEM_SIZE;
1989 psp->rap_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
1991 if (!psp->rap_context.context.mem_context.shared_buf) {
1992 ret = psp_ta_init_shared_buf(psp, &psp->rap_context.context.mem_context);
1997 ret = psp_ta_load(psp, &psp->rap_context.context);
1999 psp->rap_context.context.initialized = true;
2000 mutex_init(&psp->rap_context.mutex);
2004 ret = psp_rap_invoke(psp, TA_CMD_RAP__INITIALIZE, &status);
2005 if (ret || status != TA_RAP_STATUS__SUCCESS) {
2006 psp_rap_terminate(psp);
2007 /* free rap shared memory */
2008 psp_ta_free_shared_buf(&psp->rap_context.context.mem_context);
2010 dev_warn(psp->adev->dev, "RAP TA initialize fail (%d) status %d.\n",
2019 static int psp_rap_terminate(struct psp_context *psp)
2023 if (!psp->rap_context.context.initialized)
2026 ret = psp_ta_unload(psp, &psp->rap_context.context);
2028 psp->rap_context.context.initialized = false;
2033 int psp_rap_invoke(struct psp_context *psp, uint32_t ta_cmd_id, enum ta_rap_status *status)
2035 struct ta_rap_shared_memory *rap_cmd;
2038 if (!psp->rap_context.context.initialized)
2041 if (ta_cmd_id != TA_CMD_RAP__INITIALIZE &&
2042 ta_cmd_id != TA_CMD_RAP__VALIDATE_L0)
2045 mutex_lock(&psp->rap_context.mutex);
2047 rap_cmd = (struct ta_rap_shared_memory *)
2048 psp->rap_context.context.mem_context.shared_buf;
2049 memset(rap_cmd, 0, sizeof(struct ta_rap_shared_memory));
2051 rap_cmd->cmd_id = ta_cmd_id;
2052 rap_cmd->validation_method_id = METHOD_A;
2054 ret = psp_ta_invoke(psp, rap_cmd->cmd_id, &psp->rap_context.context);
2059 *status = rap_cmd->rap_status;
2062 mutex_unlock(&psp->rap_context.mutex);
2068 /* securedisplay start */
2069 static int psp_securedisplay_initialize(struct psp_context *psp)
2072 struct ta_securedisplay_cmd *securedisplay_cmd;
2075 * TODO: bypass the initialize in sriov for now
2077 if (amdgpu_sriov_vf(psp->adev))
2080 /* bypass securedisplay initialization if dmu is harvested */
2081 if (!amdgpu_device_has_display_hardware(psp->adev))
2084 if (!psp->securedisplay_context.context.bin_desc.size_bytes ||
2085 !psp->securedisplay_context.context.bin_desc.start_addr) {
2086 dev_info(psp->adev->dev, "SECUREDISPLAY: securedisplay ta ucode is not available\n");
2090 psp->securedisplay_context.context.mem_context.shared_mem_size =
2091 PSP_SECUREDISPLAY_SHARED_MEM_SIZE;
2092 psp->securedisplay_context.context.ta_load_type = GFX_CMD_ID_LOAD_TA;
2094 if (!psp->securedisplay_context.context.initialized) {
2095 ret = psp_ta_init_shared_buf(psp,
2096 &psp->securedisplay_context.context.mem_context);
2101 ret = psp_ta_load(psp, &psp->securedisplay_context.context);
2103 psp->securedisplay_context.context.initialized = true;
2104 mutex_init(&psp->securedisplay_context.mutex);
2108 mutex_lock(&psp->securedisplay_context.mutex);
2110 psp_prep_securedisplay_cmd_buf(psp, &securedisplay_cmd,
2111 TA_SECUREDISPLAY_COMMAND__QUERY_TA);
2113 ret = psp_securedisplay_invoke(psp, TA_SECUREDISPLAY_COMMAND__QUERY_TA);
2115 mutex_unlock(&psp->securedisplay_context.mutex);
2118 psp_securedisplay_terminate(psp);
2119 /* free securedisplay shared memory */
2120 psp_ta_free_shared_buf(&psp->securedisplay_context.context.mem_context);
2121 dev_err(psp->adev->dev, "SECUREDISPLAY TA initialize fail.\n");
2125 if (securedisplay_cmd->status != TA_SECUREDISPLAY_STATUS__SUCCESS) {
2126 psp_securedisplay_parse_resp_status(psp, securedisplay_cmd->status);
2127 dev_err(psp->adev->dev, "SECUREDISPLAY: query securedisplay TA failed. ret 0x%x\n",
2128 securedisplay_cmd->securedisplay_out_message.query_ta.query_cmd_ret);
2129 /* don't try again */
2130 psp->securedisplay_context.context.bin_desc.size_bytes = 0;
2136 static int psp_securedisplay_terminate(struct psp_context *psp)
2141 * TODO:bypass the terminate in sriov for now
2143 if (amdgpu_sriov_vf(psp->adev))
2146 if (!psp->securedisplay_context.context.initialized)
2149 ret = psp_ta_unload(psp, &psp->securedisplay_context.context);
2151 psp->securedisplay_context.context.initialized = false;
2156 int psp_securedisplay_invoke(struct psp_context *psp, uint32_t ta_cmd_id)
2160 if (!psp->securedisplay_context.context.initialized)
2163 if (ta_cmd_id != TA_SECUREDISPLAY_COMMAND__QUERY_TA &&
2164 ta_cmd_id != TA_SECUREDISPLAY_COMMAND__SEND_ROI_CRC)
2167 ret = psp_ta_invoke(psp, ta_cmd_id, &psp->securedisplay_context.context);
2171 /* SECUREDISPLAY end */
2173 int amdgpu_psp_wait_for_bootloader(struct amdgpu_device *adev)
2175 struct psp_context *psp = &adev->psp;
2178 if (!amdgpu_sriov_vf(adev) && psp->funcs && psp->funcs->wait_for_bootloader != NULL)
2179 ret = psp->funcs->wait_for_bootloader(psp);
2184 bool amdgpu_psp_get_ras_capability(struct psp_context *psp)
2187 psp->funcs->get_ras_capability) {
2188 return psp->funcs->get_ras_capability(psp);
2194 static int psp_hw_start(struct psp_context *psp)
2196 struct amdgpu_device *adev = psp->adev;
2199 if (!amdgpu_sriov_vf(adev)) {
2200 if ((is_psp_fw_valid(psp->kdb)) &&
2201 (psp->funcs->bootloader_load_kdb != NULL)) {
2202 ret = psp_bootloader_load_kdb(psp);
2204 dev_err(adev->dev, "PSP load kdb failed!\n");
2209 if ((is_psp_fw_valid(psp->spl)) &&
2210 (psp->funcs->bootloader_load_spl != NULL)) {
2211 ret = psp_bootloader_load_spl(psp);
2213 dev_err(adev->dev, "PSP load spl failed!\n");
2218 if ((is_psp_fw_valid(psp->sys)) &&
2219 (psp->funcs->bootloader_load_sysdrv != NULL)) {
2220 ret = psp_bootloader_load_sysdrv(psp);
2222 dev_err(adev->dev, "PSP load sys drv failed!\n");
2227 if ((is_psp_fw_valid(psp->soc_drv)) &&
2228 (psp->funcs->bootloader_load_soc_drv != NULL)) {
2229 ret = psp_bootloader_load_soc_drv(psp);
2231 dev_err(adev->dev, "PSP load soc drv failed!\n");
2236 if ((is_psp_fw_valid(psp->intf_drv)) &&
2237 (psp->funcs->bootloader_load_intf_drv != NULL)) {
2238 ret = psp_bootloader_load_intf_drv(psp);
2240 dev_err(adev->dev, "PSP load intf drv failed!\n");
2245 if ((is_psp_fw_valid(psp->dbg_drv)) &&
2246 (psp->funcs->bootloader_load_dbg_drv != NULL)) {
2247 ret = psp_bootloader_load_dbg_drv(psp);
2249 dev_err(adev->dev, "PSP load dbg drv failed!\n");
2254 if ((is_psp_fw_valid(psp->ras_drv)) &&
2255 (psp->funcs->bootloader_load_ras_drv != NULL)) {
2256 ret = psp_bootloader_load_ras_drv(psp);
2258 dev_err(adev->dev, "PSP load ras_drv failed!\n");
2263 if ((is_psp_fw_valid(psp->sos)) &&
2264 (psp->funcs->bootloader_load_sos != NULL)) {
2265 ret = psp_bootloader_load_sos(psp);
2267 dev_err(adev->dev, "PSP load sos failed!\n");
2273 ret = psp_ring_create(psp, PSP_RING_TYPE__KM);
2275 dev_err(adev->dev, "PSP create ring failed!\n");
2279 if (amdgpu_sriov_vf(adev) && amdgpu_in_reset(adev))
2282 if (!psp->boot_time_tmr || psp->autoload_supported) {
2283 ret = psp_tmr_init(psp);
2285 dev_err(adev->dev, "PSP tmr init failed!\n");
2292 * For ASICs with DF Cstate management centralized
2293 * to PMFW, TMR setup should be performed after PMFW
2294 * loaded and before other non-psp firmware loaded.
2296 if (psp->pmfw_centralized_cstate_management) {
2297 ret = psp_load_smu_fw(psp);
2302 if (!psp->boot_time_tmr || !psp->autoload_supported) {
2303 ret = psp_tmr_load(psp);
2305 dev_err(adev->dev, "PSP load tmr failed!\n");
2313 static int psp_get_fw_type(struct amdgpu_firmware_info *ucode,
2314 enum psp_gfx_fw_type *type)
2316 switch (ucode->ucode_id) {
2317 case AMDGPU_UCODE_ID_CAP:
2318 *type = GFX_FW_TYPE_CAP;
2320 case AMDGPU_UCODE_ID_SDMA0:
2321 *type = GFX_FW_TYPE_SDMA0;
2323 case AMDGPU_UCODE_ID_SDMA1:
2324 *type = GFX_FW_TYPE_SDMA1;
2326 case AMDGPU_UCODE_ID_SDMA2:
2327 *type = GFX_FW_TYPE_SDMA2;
2329 case AMDGPU_UCODE_ID_SDMA3:
2330 *type = GFX_FW_TYPE_SDMA3;
2332 case AMDGPU_UCODE_ID_SDMA4:
2333 *type = GFX_FW_TYPE_SDMA4;
2335 case AMDGPU_UCODE_ID_SDMA5:
2336 *type = GFX_FW_TYPE_SDMA5;
2338 case AMDGPU_UCODE_ID_SDMA6:
2339 *type = GFX_FW_TYPE_SDMA6;
2341 case AMDGPU_UCODE_ID_SDMA7:
2342 *type = GFX_FW_TYPE_SDMA7;
2344 case AMDGPU_UCODE_ID_CP_MES:
2345 *type = GFX_FW_TYPE_CP_MES;
2347 case AMDGPU_UCODE_ID_CP_MES_DATA:
2348 *type = GFX_FW_TYPE_MES_STACK;
2350 case AMDGPU_UCODE_ID_CP_MES1:
2351 *type = GFX_FW_TYPE_CP_MES_KIQ;
2353 case AMDGPU_UCODE_ID_CP_MES1_DATA:
2354 *type = GFX_FW_TYPE_MES_KIQ_STACK;
2356 case AMDGPU_UCODE_ID_CP_CE:
2357 *type = GFX_FW_TYPE_CP_CE;
2359 case AMDGPU_UCODE_ID_CP_PFP:
2360 *type = GFX_FW_TYPE_CP_PFP;
2362 case AMDGPU_UCODE_ID_CP_ME:
2363 *type = GFX_FW_TYPE_CP_ME;
2365 case AMDGPU_UCODE_ID_CP_MEC1:
2366 *type = GFX_FW_TYPE_CP_MEC;
2368 case AMDGPU_UCODE_ID_CP_MEC1_JT:
2369 *type = GFX_FW_TYPE_CP_MEC_ME1;
2371 case AMDGPU_UCODE_ID_CP_MEC2:
2372 *type = GFX_FW_TYPE_CP_MEC;
2374 case AMDGPU_UCODE_ID_CP_MEC2_JT:
2375 *type = GFX_FW_TYPE_CP_MEC_ME2;
2377 case AMDGPU_UCODE_ID_RLC_P:
2378 *type = GFX_FW_TYPE_RLC_P;
2380 case AMDGPU_UCODE_ID_RLC_V:
2381 *type = GFX_FW_TYPE_RLC_V;
2383 case AMDGPU_UCODE_ID_RLC_G:
2384 *type = GFX_FW_TYPE_RLC_G;
2386 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL:
2387 *type = GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_CNTL;
2389 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM:
2390 *type = GFX_FW_TYPE_RLC_RESTORE_LIST_GPM_MEM;
2392 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM:
2393 *type = GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_MEM;
2395 case AMDGPU_UCODE_ID_RLC_IRAM:
2396 *type = GFX_FW_TYPE_RLC_IRAM;
2398 case AMDGPU_UCODE_ID_RLC_DRAM:
2399 *type = GFX_FW_TYPE_RLC_DRAM_BOOT;
2401 case AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS:
2402 *type = GFX_FW_TYPE_GLOBAL_TAP_DELAYS;
2404 case AMDGPU_UCODE_ID_SE0_TAP_DELAYS:
2405 *type = GFX_FW_TYPE_SE0_TAP_DELAYS;
2407 case AMDGPU_UCODE_ID_SE1_TAP_DELAYS:
2408 *type = GFX_FW_TYPE_SE1_TAP_DELAYS;
2410 case AMDGPU_UCODE_ID_SE2_TAP_DELAYS:
2411 *type = GFX_FW_TYPE_SE2_TAP_DELAYS;
2413 case AMDGPU_UCODE_ID_SE3_TAP_DELAYS:
2414 *type = GFX_FW_TYPE_SE3_TAP_DELAYS;
2416 case AMDGPU_UCODE_ID_SMC:
2417 *type = GFX_FW_TYPE_SMU;
2419 case AMDGPU_UCODE_ID_PPTABLE:
2420 *type = GFX_FW_TYPE_PPTABLE;
2422 case AMDGPU_UCODE_ID_UVD:
2423 *type = GFX_FW_TYPE_UVD;
2425 case AMDGPU_UCODE_ID_UVD1:
2426 *type = GFX_FW_TYPE_UVD1;
2428 case AMDGPU_UCODE_ID_VCE:
2429 *type = GFX_FW_TYPE_VCE;
2431 case AMDGPU_UCODE_ID_VCN:
2432 *type = GFX_FW_TYPE_VCN;
2434 case AMDGPU_UCODE_ID_VCN1:
2435 *type = GFX_FW_TYPE_VCN1;
2437 case AMDGPU_UCODE_ID_DMCU_ERAM:
2438 *type = GFX_FW_TYPE_DMCU_ERAM;
2440 case AMDGPU_UCODE_ID_DMCU_INTV:
2441 *type = GFX_FW_TYPE_DMCU_ISR;
2443 case AMDGPU_UCODE_ID_VCN0_RAM:
2444 *type = GFX_FW_TYPE_VCN0_RAM;
2446 case AMDGPU_UCODE_ID_VCN1_RAM:
2447 *type = GFX_FW_TYPE_VCN1_RAM;
2449 case AMDGPU_UCODE_ID_DMCUB:
2450 *type = GFX_FW_TYPE_DMUB;
2452 case AMDGPU_UCODE_ID_SDMA_UCODE_TH0:
2453 *type = GFX_FW_TYPE_SDMA_UCODE_TH0;
2455 case AMDGPU_UCODE_ID_SDMA_UCODE_TH1:
2456 *type = GFX_FW_TYPE_SDMA_UCODE_TH1;
2458 case AMDGPU_UCODE_ID_IMU_I:
2459 *type = GFX_FW_TYPE_IMU_I;
2461 case AMDGPU_UCODE_ID_IMU_D:
2462 *type = GFX_FW_TYPE_IMU_D;
2464 case AMDGPU_UCODE_ID_CP_RS64_PFP:
2465 *type = GFX_FW_TYPE_RS64_PFP;
2467 case AMDGPU_UCODE_ID_CP_RS64_ME:
2468 *type = GFX_FW_TYPE_RS64_ME;
2470 case AMDGPU_UCODE_ID_CP_RS64_MEC:
2471 *type = GFX_FW_TYPE_RS64_MEC;
2473 case AMDGPU_UCODE_ID_CP_RS64_PFP_P0_STACK:
2474 *type = GFX_FW_TYPE_RS64_PFP_P0_STACK;
2476 case AMDGPU_UCODE_ID_CP_RS64_PFP_P1_STACK:
2477 *type = GFX_FW_TYPE_RS64_PFP_P1_STACK;
2479 case AMDGPU_UCODE_ID_CP_RS64_ME_P0_STACK:
2480 *type = GFX_FW_TYPE_RS64_ME_P0_STACK;
2482 case AMDGPU_UCODE_ID_CP_RS64_ME_P1_STACK:
2483 *type = GFX_FW_TYPE_RS64_ME_P1_STACK;
2485 case AMDGPU_UCODE_ID_CP_RS64_MEC_P0_STACK:
2486 *type = GFX_FW_TYPE_RS64_MEC_P0_STACK;
2488 case AMDGPU_UCODE_ID_CP_RS64_MEC_P1_STACK:
2489 *type = GFX_FW_TYPE_RS64_MEC_P1_STACK;
2491 case AMDGPU_UCODE_ID_CP_RS64_MEC_P2_STACK:
2492 *type = GFX_FW_TYPE_RS64_MEC_P2_STACK;
2494 case AMDGPU_UCODE_ID_CP_RS64_MEC_P3_STACK:
2495 *type = GFX_FW_TYPE_RS64_MEC_P3_STACK;
2497 case AMDGPU_UCODE_ID_VPE_CTX:
2498 *type = GFX_FW_TYPE_VPEC_FW1;
2500 case AMDGPU_UCODE_ID_VPE_CTL:
2501 *type = GFX_FW_TYPE_VPEC_FW2;
2503 case AMDGPU_UCODE_ID_VPE:
2504 *type = GFX_FW_TYPE_VPE;
2506 case AMDGPU_UCODE_ID_UMSCH_MM_UCODE:
2507 *type = GFX_FW_TYPE_UMSCH_UCODE;
2509 case AMDGPU_UCODE_ID_UMSCH_MM_DATA:
2510 *type = GFX_FW_TYPE_UMSCH_DATA;
2512 case AMDGPU_UCODE_ID_UMSCH_MM_CMD_BUFFER:
2513 *type = GFX_FW_TYPE_UMSCH_CMD_BUFFER;
2515 case AMDGPU_UCODE_ID_P2S_TABLE:
2516 *type = GFX_FW_TYPE_P2S_TABLE;
2518 case AMDGPU_UCODE_ID_JPEG_RAM:
2519 *type = GFX_FW_TYPE_JPEG_RAM;
2521 case AMDGPU_UCODE_ID_MAXIMUM:
2529 static void psp_print_fw_hdr(struct psp_context *psp,
2530 struct amdgpu_firmware_info *ucode)
2532 struct amdgpu_device *adev = psp->adev;
2533 struct common_firmware_header *hdr;
2535 switch (ucode->ucode_id) {
2536 case AMDGPU_UCODE_ID_SDMA0:
2537 case AMDGPU_UCODE_ID_SDMA1:
2538 case AMDGPU_UCODE_ID_SDMA2:
2539 case AMDGPU_UCODE_ID_SDMA3:
2540 case AMDGPU_UCODE_ID_SDMA4:
2541 case AMDGPU_UCODE_ID_SDMA5:
2542 case AMDGPU_UCODE_ID_SDMA6:
2543 case AMDGPU_UCODE_ID_SDMA7:
2544 hdr = (struct common_firmware_header *)
2545 adev->sdma.instance[ucode->ucode_id - AMDGPU_UCODE_ID_SDMA0].fw->data;
2546 amdgpu_ucode_print_sdma_hdr(hdr);
2548 case AMDGPU_UCODE_ID_CP_CE:
2549 hdr = (struct common_firmware_header *)adev->gfx.ce_fw->data;
2550 amdgpu_ucode_print_gfx_hdr(hdr);
2552 case AMDGPU_UCODE_ID_CP_PFP:
2553 hdr = (struct common_firmware_header *)adev->gfx.pfp_fw->data;
2554 amdgpu_ucode_print_gfx_hdr(hdr);
2556 case AMDGPU_UCODE_ID_CP_ME:
2557 hdr = (struct common_firmware_header *)adev->gfx.me_fw->data;
2558 amdgpu_ucode_print_gfx_hdr(hdr);
2560 case AMDGPU_UCODE_ID_CP_MEC1:
2561 hdr = (struct common_firmware_header *)adev->gfx.mec_fw->data;
2562 amdgpu_ucode_print_gfx_hdr(hdr);
2564 case AMDGPU_UCODE_ID_RLC_G:
2565 hdr = (struct common_firmware_header *)adev->gfx.rlc_fw->data;
2566 amdgpu_ucode_print_rlc_hdr(hdr);
2568 case AMDGPU_UCODE_ID_SMC:
2569 hdr = (struct common_firmware_header *)adev->pm.fw->data;
2570 amdgpu_ucode_print_smc_hdr(hdr);
2577 static int psp_prep_load_ip_fw_cmd_buf(struct psp_context *psp,
2578 struct amdgpu_firmware_info *ucode,
2579 struct psp_gfx_cmd_resp *cmd)
2582 uint64_t fw_mem_mc_addr = ucode->mc_addr;
2584 cmd->cmd_id = GFX_CMD_ID_LOAD_IP_FW;
2585 cmd->cmd.cmd_load_ip_fw.fw_phy_addr_lo = lower_32_bits(fw_mem_mc_addr);
2586 cmd->cmd.cmd_load_ip_fw.fw_phy_addr_hi = upper_32_bits(fw_mem_mc_addr);
2587 cmd->cmd.cmd_load_ip_fw.fw_size = ucode->ucode_size;
2589 ret = psp_get_fw_type(ucode, &cmd->cmd.cmd_load_ip_fw.fw_type);
2591 dev_err(psp->adev->dev, "Unknown firmware type\n");
2596 int psp_execute_ip_fw_load(struct psp_context *psp,
2597 struct amdgpu_firmware_info *ucode)
2600 struct psp_gfx_cmd_resp *cmd = acquire_psp_cmd_buf(psp);
2602 ret = psp_prep_load_ip_fw_cmd_buf(psp, ucode, cmd);
2604 ret = psp_cmd_submit_buf(psp, ucode, cmd,
2605 psp->fence_buf_mc_addr);
2608 release_psp_cmd_buf(psp);
2613 static int psp_load_p2s_table(struct psp_context *psp)
2616 struct amdgpu_device *adev = psp->adev;
2617 struct amdgpu_firmware_info *ucode =
2618 &adev->firmware.ucode[AMDGPU_UCODE_ID_P2S_TABLE];
2620 if (adev->in_runpm && (adev->pm.rpm_mode == AMDGPU_RUNPM_BACO))
2623 if (amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(13, 0, 6)) {
2624 uint32_t supp_vers = adev->flags & AMD_IS_APU ? 0x0036013D :
2626 if (psp->sos.fw_version < supp_vers)
2630 if (!ucode->fw || amdgpu_sriov_vf(psp->adev))
2633 ret = psp_execute_ip_fw_load(psp, ucode);
2638 static int psp_load_smu_fw(struct psp_context *psp)
2641 struct amdgpu_device *adev = psp->adev;
2642 struct amdgpu_firmware_info *ucode =
2643 &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC];
2644 struct amdgpu_ras *ras = psp->ras_context.ras;
2647 * Skip SMU FW reloading in case of using BACO for runpm only,
2648 * as SMU is always alive.
2650 if (adev->in_runpm && (adev->pm.rpm_mode == AMDGPU_RUNPM_BACO))
2653 if (!ucode->fw || amdgpu_sriov_vf(psp->adev))
2656 if ((amdgpu_in_reset(adev) && ras && adev->ras_enabled &&
2657 (amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(11, 0, 4) ||
2658 amdgpu_ip_version(adev, MP0_HWIP, 0) == IP_VERSION(11, 0, 2)))) {
2659 ret = amdgpu_dpm_set_mp1_state(adev, PP_MP1_STATE_UNLOAD);
2661 dev_err(adev->dev, "Failed to set MP1 state prepare for reload\n");
2664 ret = psp_execute_ip_fw_load(psp, ucode);
2667 dev_err(adev->dev, "PSP load smu failed!\n");
2672 static bool fw_load_skip_check(struct psp_context *psp,
2673 struct amdgpu_firmware_info *ucode)
2675 if (!ucode->fw || !ucode->ucode_size)
2678 if (ucode->ucode_id == AMDGPU_UCODE_ID_P2S_TABLE)
2681 if (ucode->ucode_id == AMDGPU_UCODE_ID_SMC &&
2682 (psp_smu_reload_quirk(psp) ||
2683 psp->autoload_supported ||
2684 psp->pmfw_centralized_cstate_management))
2687 if (amdgpu_sriov_vf(psp->adev) &&
2688 amdgpu_virt_fw_load_skip_check(psp->adev, ucode->ucode_id))
2691 if (psp->autoload_supported &&
2692 (ucode->ucode_id == AMDGPU_UCODE_ID_CP_MEC1_JT ||
2693 ucode->ucode_id == AMDGPU_UCODE_ID_CP_MEC2_JT))
2694 /* skip mec JT when autoload is enabled */
2700 int psp_load_fw_list(struct psp_context *psp,
2701 struct amdgpu_firmware_info **ucode_list, int ucode_count)
2704 struct amdgpu_firmware_info *ucode;
2706 for (i = 0; i < ucode_count; ++i) {
2707 ucode = ucode_list[i];
2708 psp_print_fw_hdr(psp, ucode);
2709 ret = psp_execute_ip_fw_load(psp, ucode);
2716 static int psp_load_non_psp_fw(struct psp_context *psp)
2719 struct amdgpu_firmware_info *ucode;
2720 struct amdgpu_device *adev = psp->adev;
2722 if (psp->autoload_supported &&
2723 !psp->pmfw_centralized_cstate_management) {
2724 ret = psp_load_smu_fw(psp);
2729 /* Load P2S table first if it's available */
2730 psp_load_p2s_table(psp);
2732 for (i = 0; i < adev->firmware.max_ucodes; i++) {
2733 ucode = &adev->firmware.ucode[i];
2735 if (ucode->ucode_id == AMDGPU_UCODE_ID_SMC &&
2736 !fw_load_skip_check(psp, ucode)) {
2737 ret = psp_load_smu_fw(psp);
2743 if (fw_load_skip_check(psp, ucode))
2746 if (psp->autoload_supported &&
2747 (amdgpu_ip_version(adev, MP0_HWIP, 0) ==
2748 IP_VERSION(11, 0, 7) ||
2749 amdgpu_ip_version(adev, MP0_HWIP, 0) ==
2750 IP_VERSION(11, 0, 11) ||
2751 amdgpu_ip_version(adev, MP0_HWIP, 0) ==
2752 IP_VERSION(11, 0, 12)) &&
2753 (ucode->ucode_id == AMDGPU_UCODE_ID_SDMA1 ||
2754 ucode->ucode_id == AMDGPU_UCODE_ID_SDMA2 ||
2755 ucode->ucode_id == AMDGPU_UCODE_ID_SDMA3))
2756 /* PSP only receive one SDMA fw for sienna_cichlid,
2757 * as all four sdma fw are same
2761 psp_print_fw_hdr(psp, ucode);
2763 ret = psp_execute_ip_fw_load(psp, ucode);
2767 /* Start rlc autoload after psp recieved all the gfx firmware */
2768 if (psp->autoload_supported && ucode->ucode_id == (amdgpu_sriov_vf(adev) ?
2769 adev->virt.autoload_ucode_id : AMDGPU_UCODE_ID_RLC_G)) {
2770 ret = psp_rlc_autoload_start(psp);
2772 dev_err(adev->dev, "Failed to start rlc autoload\n");
2781 static int psp_load_fw(struct amdgpu_device *adev)
2784 struct psp_context *psp = &adev->psp;
2786 if (amdgpu_sriov_vf(adev) && amdgpu_in_reset(adev)) {
2787 /* should not destroy ring, only stop */
2788 psp_ring_stop(psp, PSP_RING_TYPE__KM);
2790 memset(psp->fence_buf, 0, PSP_FENCE_BUFFER_SIZE);
2792 ret = psp_ring_init(psp, PSP_RING_TYPE__KM);
2794 dev_err(adev->dev, "PSP ring init failed!\n");
2799 ret = psp_hw_start(psp);
2803 ret = psp_load_non_psp_fw(psp);
2807 ret = psp_asd_initialize(psp);
2809 dev_err(adev->dev, "PSP load asd failed!\n");
2813 ret = psp_rl_load(adev);
2815 dev_err(adev->dev, "PSP load RL failed!\n");
2819 if (amdgpu_sriov_vf(adev) && amdgpu_in_reset(adev)) {
2820 if (adev->gmc.xgmi.num_physical_nodes > 1) {
2821 ret = psp_xgmi_initialize(psp, false, true);
2822 /* Warning the XGMI seesion initialize failure
2823 * Instead of stop driver initialization
2826 dev_err(psp->adev->dev,
2827 "XGMI: Failed to initialize XGMI session\n");
2832 ret = psp_ras_initialize(psp);
2834 dev_err(psp->adev->dev,
2835 "RAS: Failed to initialize RAS\n");
2837 ret = psp_hdcp_initialize(psp);
2839 dev_err(psp->adev->dev,
2840 "HDCP: Failed to initialize HDCP\n");
2842 ret = psp_dtm_initialize(psp);
2844 dev_err(psp->adev->dev,
2845 "DTM: Failed to initialize DTM\n");
2847 ret = psp_rap_initialize(psp);
2849 dev_err(psp->adev->dev,
2850 "RAP: Failed to initialize RAP\n");
2852 ret = psp_securedisplay_initialize(psp);
2854 dev_err(psp->adev->dev,
2855 "SECUREDISPLAY: Failed to initialize SECUREDISPLAY\n");
2861 psp_free_shared_bufs(psp);
2864 * all cleanup jobs (xgmi terminate, ras terminate,
2865 * ring destroy, cmd/fence/fw buffers destory,
2866 * psp->cmd destory) are delayed to psp_hw_fini
2868 psp_ring_destroy(psp, PSP_RING_TYPE__KM);
2872 static int psp_hw_init(void *handle)
2875 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2877 mutex_lock(&adev->firmware.mutex);
2879 * This sequence is just used on hw_init only once, no need on
2882 ret = amdgpu_ucode_init_bo(adev);
2886 ret = psp_load_fw(adev);
2888 dev_err(adev->dev, "PSP firmware loading failed\n");
2892 mutex_unlock(&adev->firmware.mutex);
2896 adev->firmware.load_type = AMDGPU_FW_LOAD_DIRECT;
2897 mutex_unlock(&adev->firmware.mutex);
2901 static int psp_hw_fini(void *handle)
2903 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2904 struct psp_context *psp = &adev->psp;
2907 psp_ras_terminate(psp);
2908 psp_securedisplay_terminate(psp);
2909 psp_rap_terminate(psp);
2910 psp_dtm_terminate(psp);
2911 psp_hdcp_terminate(psp);
2913 if (adev->gmc.xgmi.num_physical_nodes > 1)
2914 psp_xgmi_terminate(psp);
2917 psp_asd_terminate(psp);
2918 psp_tmr_terminate(psp);
2920 psp_ring_destroy(psp, PSP_RING_TYPE__KM);
2925 static int psp_suspend(void *handle)
2928 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2929 struct psp_context *psp = &adev->psp;
2931 if (adev->gmc.xgmi.num_physical_nodes > 1 &&
2932 psp->xgmi_context.context.initialized) {
2933 ret = psp_xgmi_terminate(psp);
2935 dev_err(adev->dev, "Failed to terminate xgmi ta\n");
2941 ret = psp_ras_terminate(psp);
2943 dev_err(adev->dev, "Failed to terminate ras ta\n");
2946 ret = psp_hdcp_terminate(psp);
2948 dev_err(adev->dev, "Failed to terminate hdcp ta\n");
2951 ret = psp_dtm_terminate(psp);
2953 dev_err(adev->dev, "Failed to terminate dtm ta\n");
2956 ret = psp_rap_terminate(psp);
2958 dev_err(adev->dev, "Failed to terminate rap ta\n");
2961 ret = psp_securedisplay_terminate(psp);
2963 dev_err(adev->dev, "Failed to terminate securedisplay ta\n");
2968 ret = psp_asd_terminate(psp);
2970 dev_err(adev->dev, "Failed to terminate asd\n");
2974 ret = psp_tmr_terminate(psp);
2976 dev_err(adev->dev, "Failed to terminate tmr\n");
2980 ret = psp_ring_stop(psp, PSP_RING_TYPE__KM);
2982 dev_err(adev->dev, "PSP ring stop failed\n");
2988 static int psp_resume(void *handle)
2991 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2992 struct psp_context *psp = &adev->psp;
2994 dev_info(adev->dev, "PSP is resuming...\n");
2996 if (psp->mem_train_ctx.enable_mem_training) {
2997 ret = psp_mem_training(psp, PSP_MEM_TRAIN_RESUME);
2999 dev_err(adev->dev, "Failed to process memory training!\n");
3004 mutex_lock(&adev->firmware.mutex);
3006 ret = psp_hw_start(psp);
3010 ret = psp_load_non_psp_fw(psp);
3014 ret = psp_asd_initialize(psp);
3016 dev_err(adev->dev, "PSP load asd failed!\n");
3020 ret = psp_rl_load(adev);
3022 dev_err(adev->dev, "PSP load RL failed!\n");
3026 if (adev->gmc.xgmi.num_physical_nodes > 1) {
3027 ret = psp_xgmi_initialize(psp, false, true);
3028 /* Warning the XGMI seesion initialize failure
3029 * Instead of stop driver initialization
3032 dev_err(psp->adev->dev,
3033 "XGMI: Failed to initialize XGMI session\n");
3037 ret = psp_ras_initialize(psp);
3039 dev_err(psp->adev->dev,
3040 "RAS: Failed to initialize RAS\n");
3042 ret = psp_hdcp_initialize(psp);
3044 dev_err(psp->adev->dev,
3045 "HDCP: Failed to initialize HDCP\n");
3047 ret = psp_dtm_initialize(psp);
3049 dev_err(psp->adev->dev,
3050 "DTM: Failed to initialize DTM\n");
3052 ret = psp_rap_initialize(psp);
3054 dev_err(psp->adev->dev,
3055 "RAP: Failed to initialize RAP\n");
3057 ret = psp_securedisplay_initialize(psp);
3059 dev_err(psp->adev->dev,
3060 "SECUREDISPLAY: Failed to initialize SECUREDISPLAY\n");
3063 mutex_unlock(&adev->firmware.mutex);
3068 dev_err(adev->dev, "PSP resume failed\n");
3069 mutex_unlock(&adev->firmware.mutex);
3073 int psp_gpu_reset(struct amdgpu_device *adev)
3077 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP)
3080 mutex_lock(&adev->psp.mutex);
3081 ret = psp_mode1_reset(&adev->psp);
3082 mutex_unlock(&adev->psp.mutex);
3087 int psp_rlc_autoload_start(struct psp_context *psp)
3090 struct psp_gfx_cmd_resp *cmd = acquire_psp_cmd_buf(psp);
3092 cmd->cmd_id = GFX_CMD_ID_AUTOLOAD_RLC;
3094 ret = psp_cmd_submit_buf(psp, NULL, cmd,
3095 psp->fence_buf_mc_addr);
3097 release_psp_cmd_buf(psp);
3102 int psp_ring_cmd_submit(struct psp_context *psp,
3103 uint64_t cmd_buf_mc_addr,
3104 uint64_t fence_mc_addr,
3107 unsigned int psp_write_ptr_reg = 0;
3108 struct psp_gfx_rb_frame *write_frame;
3109 struct psp_ring *ring = &psp->km_ring;
3110 struct psp_gfx_rb_frame *ring_buffer_start = ring->ring_mem;
3111 struct psp_gfx_rb_frame *ring_buffer_end = ring_buffer_start +
3112 ring->ring_size / sizeof(struct psp_gfx_rb_frame) - 1;
3113 struct amdgpu_device *adev = psp->adev;
3114 uint32_t ring_size_dw = ring->ring_size / 4;
3115 uint32_t rb_frame_size_dw = sizeof(struct psp_gfx_rb_frame) / 4;
3117 /* KM (GPCOM) prepare write pointer */
3118 psp_write_ptr_reg = psp_ring_get_wptr(psp);
3120 /* Update KM RB frame pointer to new frame */
3121 /* write_frame ptr increments by size of rb_frame in bytes */
3122 /* psp_write_ptr_reg increments by size of rb_frame in DWORDs */
3123 if ((psp_write_ptr_reg % ring_size_dw) == 0)
3124 write_frame = ring_buffer_start;
3126 write_frame = ring_buffer_start + (psp_write_ptr_reg / rb_frame_size_dw);
3127 /* Check invalid write_frame ptr address */
3128 if ((write_frame < ring_buffer_start) || (ring_buffer_end < write_frame)) {
3130 "ring_buffer_start = %p; ring_buffer_end = %p; write_frame = %p\n",
3131 ring_buffer_start, ring_buffer_end, write_frame);
3133 "write_frame is pointing to address out of bounds\n");
3137 /* Initialize KM RB frame */
3138 memset(write_frame, 0, sizeof(struct psp_gfx_rb_frame));
3140 /* Update KM RB frame */
3141 write_frame->cmd_buf_addr_hi = upper_32_bits(cmd_buf_mc_addr);
3142 write_frame->cmd_buf_addr_lo = lower_32_bits(cmd_buf_mc_addr);
3143 write_frame->fence_addr_hi = upper_32_bits(fence_mc_addr);
3144 write_frame->fence_addr_lo = lower_32_bits(fence_mc_addr);
3145 write_frame->fence_value = index;
3146 amdgpu_device_flush_hdp(adev, NULL);
3148 /* Update the write Pointer in DWORDs */
3149 psp_write_ptr_reg = (psp_write_ptr_reg + rb_frame_size_dw) % ring_size_dw;
3150 psp_ring_set_wptr(psp, psp_write_ptr_reg);
3154 int psp_init_asd_microcode(struct psp_context *psp, const char *chip_name)
3156 struct amdgpu_device *adev = psp->adev;
3157 char fw_name[PSP_FW_NAME_LEN];
3158 const struct psp_firmware_header_v1_0 *asd_hdr;
3161 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_asd.bin", chip_name);
3162 err = amdgpu_ucode_request(adev, &adev->psp.asd_fw, fw_name);
3166 asd_hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.asd_fw->data;
3167 adev->psp.asd_context.bin_desc.fw_version = le32_to_cpu(asd_hdr->header.ucode_version);
3168 adev->psp.asd_context.bin_desc.feature_version = le32_to_cpu(asd_hdr->sos.fw_version);
3169 adev->psp.asd_context.bin_desc.size_bytes = le32_to_cpu(asd_hdr->header.ucode_size_bytes);
3170 adev->psp.asd_context.bin_desc.start_addr = (uint8_t *)asd_hdr +
3171 le32_to_cpu(asd_hdr->header.ucode_array_offset_bytes);
3174 amdgpu_ucode_release(&adev->psp.asd_fw);
3178 int psp_init_toc_microcode(struct psp_context *psp, const char *chip_name)
3180 struct amdgpu_device *adev = psp->adev;
3181 char fw_name[PSP_FW_NAME_LEN];
3182 const struct psp_firmware_header_v1_0 *toc_hdr;
3185 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_toc.bin", chip_name);
3186 err = amdgpu_ucode_request(adev, &adev->psp.toc_fw, fw_name);
3190 toc_hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.toc_fw->data;
3191 adev->psp.toc.fw_version = le32_to_cpu(toc_hdr->header.ucode_version);
3192 adev->psp.toc.feature_version = le32_to_cpu(toc_hdr->sos.fw_version);
3193 adev->psp.toc.size_bytes = le32_to_cpu(toc_hdr->header.ucode_size_bytes);
3194 adev->psp.toc.start_addr = (uint8_t *)toc_hdr +
3195 le32_to_cpu(toc_hdr->header.ucode_array_offset_bytes);
3198 amdgpu_ucode_release(&adev->psp.toc_fw);
3202 static int parse_sos_bin_descriptor(struct psp_context *psp,
3203 const struct psp_fw_bin_desc *desc,
3204 const struct psp_firmware_header_v2_0 *sos_hdr)
3206 uint8_t *ucode_start_addr = NULL;
3208 if (!psp || !desc || !sos_hdr)
3211 ucode_start_addr = (uint8_t *)sos_hdr +
3212 le32_to_cpu(desc->offset_bytes) +
3213 le32_to_cpu(sos_hdr->header.ucode_array_offset_bytes);
3215 switch (desc->fw_type) {
3216 case PSP_FW_TYPE_PSP_SOS:
3217 psp->sos.fw_version = le32_to_cpu(desc->fw_version);
3218 psp->sos.feature_version = le32_to_cpu(desc->fw_version);
3219 psp->sos.size_bytes = le32_to_cpu(desc->size_bytes);
3220 psp->sos.start_addr = ucode_start_addr;
3222 case PSP_FW_TYPE_PSP_SYS_DRV:
3223 psp->sys.fw_version = le32_to_cpu(desc->fw_version);
3224 psp->sys.feature_version = le32_to_cpu(desc->fw_version);
3225 psp->sys.size_bytes = le32_to_cpu(desc->size_bytes);
3226 psp->sys.start_addr = ucode_start_addr;
3228 case PSP_FW_TYPE_PSP_KDB:
3229 psp->kdb.fw_version = le32_to_cpu(desc->fw_version);
3230 psp->kdb.feature_version = le32_to_cpu(desc->fw_version);
3231 psp->kdb.size_bytes = le32_to_cpu(desc->size_bytes);
3232 psp->kdb.start_addr = ucode_start_addr;
3234 case PSP_FW_TYPE_PSP_TOC:
3235 psp->toc.fw_version = le32_to_cpu(desc->fw_version);
3236 psp->toc.feature_version = le32_to_cpu(desc->fw_version);
3237 psp->toc.size_bytes = le32_to_cpu(desc->size_bytes);
3238 psp->toc.start_addr = ucode_start_addr;
3240 case PSP_FW_TYPE_PSP_SPL:
3241 psp->spl.fw_version = le32_to_cpu(desc->fw_version);
3242 psp->spl.feature_version = le32_to_cpu(desc->fw_version);
3243 psp->spl.size_bytes = le32_to_cpu(desc->size_bytes);
3244 psp->spl.start_addr = ucode_start_addr;
3246 case PSP_FW_TYPE_PSP_RL:
3247 psp->rl.fw_version = le32_to_cpu(desc->fw_version);
3248 psp->rl.feature_version = le32_to_cpu(desc->fw_version);
3249 psp->rl.size_bytes = le32_to_cpu(desc->size_bytes);
3250 psp->rl.start_addr = ucode_start_addr;
3252 case PSP_FW_TYPE_PSP_SOC_DRV:
3253 psp->soc_drv.fw_version = le32_to_cpu(desc->fw_version);
3254 psp->soc_drv.feature_version = le32_to_cpu(desc->fw_version);
3255 psp->soc_drv.size_bytes = le32_to_cpu(desc->size_bytes);
3256 psp->soc_drv.start_addr = ucode_start_addr;
3258 case PSP_FW_TYPE_PSP_INTF_DRV:
3259 psp->intf_drv.fw_version = le32_to_cpu(desc->fw_version);
3260 psp->intf_drv.feature_version = le32_to_cpu(desc->fw_version);
3261 psp->intf_drv.size_bytes = le32_to_cpu(desc->size_bytes);
3262 psp->intf_drv.start_addr = ucode_start_addr;
3264 case PSP_FW_TYPE_PSP_DBG_DRV:
3265 psp->dbg_drv.fw_version = le32_to_cpu(desc->fw_version);
3266 psp->dbg_drv.feature_version = le32_to_cpu(desc->fw_version);
3267 psp->dbg_drv.size_bytes = le32_to_cpu(desc->size_bytes);
3268 psp->dbg_drv.start_addr = ucode_start_addr;
3270 case PSP_FW_TYPE_PSP_RAS_DRV:
3271 psp->ras_drv.fw_version = le32_to_cpu(desc->fw_version);
3272 psp->ras_drv.feature_version = le32_to_cpu(desc->fw_version);
3273 psp->ras_drv.size_bytes = le32_to_cpu(desc->size_bytes);
3274 psp->ras_drv.start_addr = ucode_start_addr;
3277 dev_warn(psp->adev->dev, "Unsupported PSP FW type: %d\n", desc->fw_type);
3284 static int psp_init_sos_base_fw(struct amdgpu_device *adev)
3286 const struct psp_firmware_header_v1_0 *sos_hdr;
3287 const struct psp_firmware_header_v1_3 *sos_hdr_v1_3;
3288 uint8_t *ucode_array_start_addr;
3290 sos_hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.sos_fw->data;
3291 ucode_array_start_addr = (uint8_t *)sos_hdr +
3292 le32_to_cpu(sos_hdr->header.ucode_array_offset_bytes);
3294 if (adev->gmc.xgmi.connected_to_cpu ||
3295 (amdgpu_ip_version(adev, MP0_HWIP, 0) != IP_VERSION(13, 0, 2))) {
3296 adev->psp.sos.fw_version = le32_to_cpu(sos_hdr->header.ucode_version);
3297 adev->psp.sos.feature_version = le32_to_cpu(sos_hdr->sos.fw_version);
3299 adev->psp.sys.size_bytes = le32_to_cpu(sos_hdr->sos.offset_bytes);
3300 adev->psp.sys.start_addr = ucode_array_start_addr;
3302 adev->psp.sos.size_bytes = le32_to_cpu(sos_hdr->sos.size_bytes);
3303 adev->psp.sos.start_addr = ucode_array_start_addr +
3304 le32_to_cpu(sos_hdr->sos.offset_bytes);
3306 /* Load alternate PSP SOS FW */
3307 sos_hdr_v1_3 = (const struct psp_firmware_header_v1_3 *)adev->psp.sos_fw->data;
3309 adev->psp.sos.fw_version = le32_to_cpu(sos_hdr_v1_3->sos_aux.fw_version);
3310 adev->psp.sos.feature_version = le32_to_cpu(sos_hdr_v1_3->sos_aux.fw_version);
3312 adev->psp.sys.size_bytes = le32_to_cpu(sos_hdr_v1_3->sys_drv_aux.size_bytes);
3313 adev->psp.sys.start_addr = ucode_array_start_addr +
3314 le32_to_cpu(sos_hdr_v1_3->sys_drv_aux.offset_bytes);
3316 adev->psp.sos.size_bytes = le32_to_cpu(sos_hdr_v1_3->sos_aux.size_bytes);
3317 adev->psp.sos.start_addr = ucode_array_start_addr +
3318 le32_to_cpu(sos_hdr_v1_3->sos_aux.offset_bytes);
3321 if ((adev->psp.sys.size_bytes == 0) || (adev->psp.sos.size_bytes == 0)) {
3322 dev_warn(adev->dev, "PSP SOS FW not available");
3329 int psp_init_sos_microcode(struct psp_context *psp, const char *chip_name)
3331 struct amdgpu_device *adev = psp->adev;
3332 char fw_name[PSP_FW_NAME_LEN];
3333 const struct psp_firmware_header_v1_0 *sos_hdr;
3334 const struct psp_firmware_header_v1_1 *sos_hdr_v1_1;
3335 const struct psp_firmware_header_v1_2 *sos_hdr_v1_2;
3336 const struct psp_firmware_header_v1_3 *sos_hdr_v1_3;
3337 const struct psp_firmware_header_v2_0 *sos_hdr_v2_0;
3339 uint8_t *ucode_array_start_addr;
3342 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_sos.bin", chip_name);
3343 err = amdgpu_ucode_request(adev, &adev->psp.sos_fw, fw_name);
3347 sos_hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.sos_fw->data;
3348 ucode_array_start_addr = (uint8_t *)sos_hdr +
3349 le32_to_cpu(sos_hdr->header.ucode_array_offset_bytes);
3350 amdgpu_ucode_print_psp_hdr(&sos_hdr->header);
3352 switch (sos_hdr->header.header_version_major) {
3354 err = psp_init_sos_base_fw(adev);
3358 if (sos_hdr->header.header_version_minor == 1) {
3359 sos_hdr_v1_1 = (const struct psp_firmware_header_v1_1 *)adev->psp.sos_fw->data;
3360 adev->psp.toc.size_bytes = le32_to_cpu(sos_hdr_v1_1->toc.size_bytes);
3361 adev->psp.toc.start_addr = (uint8_t *)adev->psp.sys.start_addr +
3362 le32_to_cpu(sos_hdr_v1_1->toc.offset_bytes);
3363 adev->psp.kdb.size_bytes = le32_to_cpu(sos_hdr_v1_1->kdb.size_bytes);
3364 adev->psp.kdb.start_addr = (uint8_t *)adev->psp.sys.start_addr +
3365 le32_to_cpu(sos_hdr_v1_1->kdb.offset_bytes);
3367 if (sos_hdr->header.header_version_minor == 2) {
3368 sos_hdr_v1_2 = (const struct psp_firmware_header_v1_2 *)adev->psp.sos_fw->data;
3369 adev->psp.kdb.size_bytes = le32_to_cpu(sos_hdr_v1_2->kdb.size_bytes);
3370 adev->psp.kdb.start_addr = (uint8_t *)adev->psp.sys.start_addr +
3371 le32_to_cpu(sos_hdr_v1_2->kdb.offset_bytes);
3373 if (sos_hdr->header.header_version_minor == 3) {
3374 sos_hdr_v1_3 = (const struct psp_firmware_header_v1_3 *)adev->psp.sos_fw->data;
3375 adev->psp.toc.size_bytes = le32_to_cpu(sos_hdr_v1_3->v1_1.toc.size_bytes);
3376 adev->psp.toc.start_addr = ucode_array_start_addr +
3377 le32_to_cpu(sos_hdr_v1_3->v1_1.toc.offset_bytes);
3378 adev->psp.kdb.size_bytes = le32_to_cpu(sos_hdr_v1_3->v1_1.kdb.size_bytes);
3379 adev->psp.kdb.start_addr = ucode_array_start_addr +
3380 le32_to_cpu(sos_hdr_v1_3->v1_1.kdb.offset_bytes);
3381 adev->psp.spl.size_bytes = le32_to_cpu(sos_hdr_v1_3->spl.size_bytes);
3382 adev->psp.spl.start_addr = ucode_array_start_addr +
3383 le32_to_cpu(sos_hdr_v1_3->spl.offset_bytes);
3384 adev->psp.rl.size_bytes = le32_to_cpu(sos_hdr_v1_3->rl.size_bytes);
3385 adev->psp.rl.start_addr = ucode_array_start_addr +
3386 le32_to_cpu(sos_hdr_v1_3->rl.offset_bytes);
3390 sos_hdr_v2_0 = (const struct psp_firmware_header_v2_0 *)adev->psp.sos_fw->data;
3392 if (le32_to_cpu(sos_hdr_v2_0->psp_fw_bin_count) >= UCODE_MAX_PSP_PACKAGING) {
3393 dev_err(adev->dev, "packed SOS count exceeds maximum limit\n");
3398 for (fw_index = 0; fw_index < le32_to_cpu(sos_hdr_v2_0->psp_fw_bin_count); fw_index++) {
3399 err = parse_sos_bin_descriptor(psp,
3400 &sos_hdr_v2_0->psp_fw_bin[fw_index],
3408 "unsupported psp sos firmware\n");
3415 amdgpu_ucode_release(&adev->psp.sos_fw);
3420 static int parse_ta_bin_descriptor(struct psp_context *psp,
3421 const struct psp_fw_bin_desc *desc,
3422 const struct ta_firmware_header_v2_0 *ta_hdr)
3424 uint8_t *ucode_start_addr = NULL;
3426 if (!psp || !desc || !ta_hdr)
3429 ucode_start_addr = (uint8_t *)ta_hdr +
3430 le32_to_cpu(desc->offset_bytes) +
3431 le32_to_cpu(ta_hdr->header.ucode_array_offset_bytes);
3433 switch (desc->fw_type) {
3434 case TA_FW_TYPE_PSP_ASD:
3435 psp->asd_context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3436 psp->asd_context.bin_desc.feature_version = le32_to_cpu(desc->fw_version);
3437 psp->asd_context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3438 psp->asd_context.bin_desc.start_addr = ucode_start_addr;
3440 case TA_FW_TYPE_PSP_XGMI:
3441 psp->xgmi_context.context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3442 psp->xgmi_context.context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3443 psp->xgmi_context.context.bin_desc.start_addr = ucode_start_addr;
3445 case TA_FW_TYPE_PSP_RAS:
3446 psp->ras_context.context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3447 psp->ras_context.context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3448 psp->ras_context.context.bin_desc.start_addr = ucode_start_addr;
3450 case TA_FW_TYPE_PSP_HDCP:
3451 psp->hdcp_context.context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3452 psp->hdcp_context.context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3453 psp->hdcp_context.context.bin_desc.start_addr = ucode_start_addr;
3455 case TA_FW_TYPE_PSP_DTM:
3456 psp->dtm_context.context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3457 psp->dtm_context.context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3458 psp->dtm_context.context.bin_desc.start_addr = ucode_start_addr;
3460 case TA_FW_TYPE_PSP_RAP:
3461 psp->rap_context.context.bin_desc.fw_version = le32_to_cpu(desc->fw_version);
3462 psp->rap_context.context.bin_desc.size_bytes = le32_to_cpu(desc->size_bytes);
3463 psp->rap_context.context.bin_desc.start_addr = ucode_start_addr;
3465 case TA_FW_TYPE_PSP_SECUREDISPLAY:
3466 psp->securedisplay_context.context.bin_desc.fw_version =
3467 le32_to_cpu(desc->fw_version);
3468 psp->securedisplay_context.context.bin_desc.size_bytes =
3469 le32_to_cpu(desc->size_bytes);
3470 psp->securedisplay_context.context.bin_desc.start_addr =
3474 dev_warn(psp->adev->dev, "Unsupported TA type: %d\n", desc->fw_type);
3481 static int parse_ta_v1_microcode(struct psp_context *psp)
3483 const struct ta_firmware_header_v1_0 *ta_hdr;
3484 struct amdgpu_device *adev = psp->adev;
3486 ta_hdr = (const struct ta_firmware_header_v1_0 *) adev->psp.ta_fw->data;
3488 if (le16_to_cpu(ta_hdr->header.header_version_major) != 1)
3491 adev->psp.xgmi_context.context.bin_desc.fw_version =
3492 le32_to_cpu(ta_hdr->xgmi.fw_version);
3493 adev->psp.xgmi_context.context.bin_desc.size_bytes =
3494 le32_to_cpu(ta_hdr->xgmi.size_bytes);
3495 adev->psp.xgmi_context.context.bin_desc.start_addr =
3497 le32_to_cpu(ta_hdr->header.ucode_array_offset_bytes);
3499 adev->psp.ras_context.context.bin_desc.fw_version =
3500 le32_to_cpu(ta_hdr->ras.fw_version);
3501 adev->psp.ras_context.context.bin_desc.size_bytes =
3502 le32_to_cpu(ta_hdr->ras.size_bytes);
3503 adev->psp.ras_context.context.bin_desc.start_addr =
3504 (uint8_t *)adev->psp.xgmi_context.context.bin_desc.start_addr +
3505 le32_to_cpu(ta_hdr->ras.offset_bytes);
3507 adev->psp.hdcp_context.context.bin_desc.fw_version =
3508 le32_to_cpu(ta_hdr->hdcp.fw_version);
3509 adev->psp.hdcp_context.context.bin_desc.size_bytes =
3510 le32_to_cpu(ta_hdr->hdcp.size_bytes);
3511 adev->psp.hdcp_context.context.bin_desc.start_addr =
3513 le32_to_cpu(ta_hdr->header.ucode_array_offset_bytes);
3515 adev->psp.dtm_context.context.bin_desc.fw_version =
3516 le32_to_cpu(ta_hdr->dtm.fw_version);
3517 adev->psp.dtm_context.context.bin_desc.size_bytes =
3518 le32_to_cpu(ta_hdr->dtm.size_bytes);
3519 adev->psp.dtm_context.context.bin_desc.start_addr =
3520 (uint8_t *)adev->psp.hdcp_context.context.bin_desc.start_addr +
3521 le32_to_cpu(ta_hdr->dtm.offset_bytes);
3523 adev->psp.securedisplay_context.context.bin_desc.fw_version =
3524 le32_to_cpu(ta_hdr->securedisplay.fw_version);
3525 adev->psp.securedisplay_context.context.bin_desc.size_bytes =
3526 le32_to_cpu(ta_hdr->securedisplay.size_bytes);
3527 adev->psp.securedisplay_context.context.bin_desc.start_addr =
3528 (uint8_t *)adev->psp.hdcp_context.context.bin_desc.start_addr +
3529 le32_to_cpu(ta_hdr->securedisplay.offset_bytes);
3531 adev->psp.ta_fw_version = le32_to_cpu(ta_hdr->header.ucode_version);
3536 static int parse_ta_v2_microcode(struct psp_context *psp)
3538 const struct ta_firmware_header_v2_0 *ta_hdr;
3539 struct amdgpu_device *adev = psp->adev;
3543 ta_hdr = (const struct ta_firmware_header_v2_0 *)adev->psp.ta_fw->data;
3545 if (le16_to_cpu(ta_hdr->header.header_version_major) != 2)
3548 if (le32_to_cpu(ta_hdr->ta_fw_bin_count) >= UCODE_MAX_PSP_PACKAGING) {
3549 dev_err(adev->dev, "packed TA count exceeds maximum limit\n");
3553 for (ta_index = 0; ta_index < le32_to_cpu(ta_hdr->ta_fw_bin_count); ta_index++) {
3554 err = parse_ta_bin_descriptor(psp,
3555 &ta_hdr->ta_fw_bin[ta_index],
3564 int psp_init_ta_microcode(struct psp_context *psp, const char *chip_name)
3566 const struct common_firmware_header *hdr;
3567 struct amdgpu_device *adev = psp->adev;
3568 char fw_name[PSP_FW_NAME_LEN];
3571 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_ta.bin", chip_name);
3572 err = amdgpu_ucode_request(adev, &adev->psp.ta_fw, fw_name);
3576 hdr = (const struct common_firmware_header *)adev->psp.ta_fw->data;
3577 switch (le16_to_cpu(hdr->header_version_major)) {
3579 err = parse_ta_v1_microcode(psp);
3582 err = parse_ta_v2_microcode(psp);
3585 dev_err(adev->dev, "unsupported TA header version\n");
3590 amdgpu_ucode_release(&adev->psp.ta_fw);
3595 int psp_init_cap_microcode(struct psp_context *psp, const char *chip_name)
3597 struct amdgpu_device *adev = psp->adev;
3598 char fw_name[PSP_FW_NAME_LEN];
3599 const struct psp_firmware_header_v1_0 *cap_hdr_v1_0;
3600 struct amdgpu_firmware_info *info = NULL;
3603 if (!amdgpu_sriov_vf(adev)) {
3604 dev_err(adev->dev, "cap microcode should only be loaded under SRIOV\n");
3608 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_cap.bin", chip_name);
3609 err = amdgpu_ucode_request(adev, &adev->psp.cap_fw, fw_name);
3611 if (err == -ENODEV) {
3612 dev_warn(adev->dev, "cap microcode does not exist, skip\n");
3616 dev_err(adev->dev, "fail to initialize cap microcode\n");
3619 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CAP];
3620 info->ucode_id = AMDGPU_UCODE_ID_CAP;
3621 info->fw = adev->psp.cap_fw;
3622 cap_hdr_v1_0 = (const struct psp_firmware_header_v1_0 *)
3623 adev->psp.cap_fw->data;
3624 adev->firmware.fw_size += ALIGN(
3625 le32_to_cpu(cap_hdr_v1_0->header.ucode_size_bytes), PAGE_SIZE);
3626 adev->psp.cap_fw_version = le32_to_cpu(cap_hdr_v1_0->header.ucode_version);
3627 adev->psp.cap_feature_version = le32_to_cpu(cap_hdr_v1_0->sos.fw_version);
3628 adev->psp.cap_ucode_size = le32_to_cpu(cap_hdr_v1_0->header.ucode_size_bytes);
3633 amdgpu_ucode_release(&adev->psp.cap_fw);
3637 static int psp_set_clockgating_state(void *handle,
3638 enum amd_clockgating_state state)
3643 static int psp_set_powergating_state(void *handle,
3644 enum amd_powergating_state state)
3649 static ssize_t psp_usbc_pd_fw_sysfs_read(struct device *dev,
3650 struct device_attribute *attr,
3653 struct drm_device *ddev = dev_get_drvdata(dev);
3654 struct amdgpu_device *adev = drm_to_adev(ddev);
3658 if (!adev->ip_blocks[AMD_IP_BLOCK_TYPE_PSP].status.late_initialized) {
3659 dev_info(adev->dev, "PSP block is not ready yet\n.");
3663 mutex_lock(&adev->psp.mutex);
3664 ret = psp_read_usbc_pd_fw(&adev->psp, &fw_ver);
3665 mutex_unlock(&adev->psp.mutex);
3668 dev_err(adev->dev, "Failed to read USBC PD FW, err = %d\n", ret);
3672 return sysfs_emit(buf, "%x\n", fw_ver);
3675 static ssize_t psp_usbc_pd_fw_sysfs_write(struct device *dev,
3676 struct device_attribute *attr,
3680 struct drm_device *ddev = dev_get_drvdata(dev);
3681 struct amdgpu_device *adev = drm_to_adev(ddev);
3684 const struct firmware *usbc_pd_fw;
3685 struct amdgpu_bo *fw_buf_bo = NULL;
3686 uint64_t fw_pri_mc_addr;
3687 void *fw_pri_cpu_addr;
3689 if (!adev->ip_blocks[AMD_IP_BLOCK_TYPE_PSP].status.late_initialized) {
3690 dev_err(adev->dev, "PSP block is not ready yet.");
3694 if (!drm_dev_enter(ddev, &idx))
3697 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s", buf);
3698 ret = request_firmware(&usbc_pd_fw, fw_name, adev->dev);
3702 /* LFB address which is aligned to 1MB boundary per PSP request */
3703 ret = amdgpu_bo_create_kernel(adev, usbc_pd_fw->size, 0x100000,
3704 AMDGPU_GEM_DOMAIN_VRAM |
3705 AMDGPU_GEM_DOMAIN_GTT,
3706 &fw_buf_bo, &fw_pri_mc_addr,
3711 memcpy_toio(fw_pri_cpu_addr, usbc_pd_fw->data, usbc_pd_fw->size);
3713 mutex_lock(&adev->psp.mutex);
3714 ret = psp_load_usbc_pd_fw(&adev->psp, fw_pri_mc_addr);
3715 mutex_unlock(&adev->psp.mutex);
3717 amdgpu_bo_free_kernel(&fw_buf_bo, &fw_pri_mc_addr, &fw_pri_cpu_addr);
3720 release_firmware(usbc_pd_fw);
3723 dev_err(adev->dev, "Failed to load USBC PD FW, err = %d", ret);
3731 void psp_copy_fw(struct psp_context *psp, uint8_t *start_addr, uint32_t bin_size)
3735 if (!drm_dev_enter(adev_to_drm(psp->adev), &idx))
3738 memset(psp->fw_pri_buf, 0, PSP_1_MEG);
3739 memcpy(psp->fw_pri_buf, start_addr, bin_size);
3746 * Reading from this file will retrieve the USB-C PD firmware version. Writing to
3747 * this file will trigger the update process.
3749 static DEVICE_ATTR(usbc_pd_fw, 0644,
3750 psp_usbc_pd_fw_sysfs_read,
3751 psp_usbc_pd_fw_sysfs_write);
3753 int is_psp_fw_valid(struct psp_bin_desc bin)
3755 return bin.size_bytes;
3758 static ssize_t amdgpu_psp_vbflash_write(struct file *filp, struct kobject *kobj,
3759 struct bin_attribute *bin_attr,
3760 char *buffer, loff_t pos, size_t count)
3762 struct device *dev = kobj_to_dev(kobj);
3763 struct drm_device *ddev = dev_get_drvdata(dev);
3764 struct amdgpu_device *adev = drm_to_adev(ddev);
3766 adev->psp.vbflash_done = false;
3768 /* Safeguard against memory drain */
3769 if (adev->psp.vbflash_image_size > AMD_VBIOS_FILE_MAX_SIZE_B) {
3770 dev_err(adev->dev, "File size cannot exceed %u\n", AMD_VBIOS_FILE_MAX_SIZE_B);
3771 kvfree(adev->psp.vbflash_tmp_buf);
3772 adev->psp.vbflash_tmp_buf = NULL;
3773 adev->psp.vbflash_image_size = 0;
3777 /* TODO Just allocate max for now and optimize to realloc later if needed */
3778 if (!adev->psp.vbflash_tmp_buf) {
3779 adev->psp.vbflash_tmp_buf = kvmalloc(AMD_VBIOS_FILE_MAX_SIZE_B, GFP_KERNEL);
3780 if (!adev->psp.vbflash_tmp_buf)
3784 mutex_lock(&adev->psp.mutex);
3785 memcpy(adev->psp.vbflash_tmp_buf + pos, buffer, count);
3786 adev->psp.vbflash_image_size += count;
3787 mutex_unlock(&adev->psp.mutex);
3789 dev_dbg(adev->dev, "IFWI staged for update\n");
3794 static ssize_t amdgpu_psp_vbflash_read(struct file *filp, struct kobject *kobj,
3795 struct bin_attribute *bin_attr, char *buffer,
3796 loff_t pos, size_t count)
3798 struct device *dev = kobj_to_dev(kobj);
3799 struct drm_device *ddev = dev_get_drvdata(dev);
3800 struct amdgpu_device *adev = drm_to_adev(ddev);
3801 struct amdgpu_bo *fw_buf_bo = NULL;
3802 uint64_t fw_pri_mc_addr;
3803 void *fw_pri_cpu_addr;
3806 if (adev->psp.vbflash_image_size == 0)
3809 dev_dbg(adev->dev, "PSP IFWI flash process initiated\n");
3811 ret = amdgpu_bo_create_kernel(adev, adev->psp.vbflash_image_size,
3812 AMDGPU_GPU_PAGE_SIZE,
3813 AMDGPU_GEM_DOMAIN_VRAM,
3820 memcpy_toio(fw_pri_cpu_addr, adev->psp.vbflash_tmp_buf, adev->psp.vbflash_image_size);
3822 mutex_lock(&adev->psp.mutex);
3823 ret = psp_update_spirom(&adev->psp, fw_pri_mc_addr);
3824 mutex_unlock(&adev->psp.mutex);
3826 amdgpu_bo_free_kernel(&fw_buf_bo, &fw_pri_mc_addr, &fw_pri_cpu_addr);
3829 kvfree(adev->psp.vbflash_tmp_buf);
3830 adev->psp.vbflash_tmp_buf = NULL;
3831 adev->psp.vbflash_image_size = 0;
3834 dev_err(adev->dev, "Failed to load IFWI, err = %d\n", ret);
3838 dev_dbg(adev->dev, "PSP IFWI flash process done\n");
3844 * Writing to this file will stage an IFWI for update. Reading from this file
3845 * will trigger the update process.
3847 static struct bin_attribute psp_vbflash_bin_attr = {
3848 .attr = {.name = "psp_vbflash", .mode = 0660},
3850 .write = amdgpu_psp_vbflash_write,
3851 .read = amdgpu_psp_vbflash_read,
3855 * DOC: psp_vbflash_status
3856 * The status of the flash process.
3857 * 0: IFWI flash not complete.
3858 * 1: IFWI flash complete.
3860 static ssize_t amdgpu_psp_vbflash_status(struct device *dev,
3861 struct device_attribute *attr,
3864 struct drm_device *ddev = dev_get_drvdata(dev);
3865 struct amdgpu_device *adev = drm_to_adev(ddev);
3866 uint32_t vbflash_status;
3868 vbflash_status = psp_vbflash_status(&adev->psp);
3869 if (!adev->psp.vbflash_done)
3871 else if (adev->psp.vbflash_done && !(vbflash_status & 0x80000000))
3874 return sysfs_emit(buf, "0x%x\n", vbflash_status);
3876 static DEVICE_ATTR(psp_vbflash_status, 0440, amdgpu_psp_vbflash_status, NULL);
3878 static struct bin_attribute *bin_flash_attrs[] = {
3879 &psp_vbflash_bin_attr,
3883 static struct attribute *flash_attrs[] = {
3884 &dev_attr_psp_vbflash_status.attr,
3885 &dev_attr_usbc_pd_fw.attr,
3889 static umode_t amdgpu_flash_attr_is_visible(struct kobject *kobj, struct attribute *attr, int idx)
3891 struct device *dev = kobj_to_dev(kobj);
3892 struct drm_device *ddev = dev_get_drvdata(dev);
3893 struct amdgpu_device *adev = drm_to_adev(ddev);
3895 if (attr == &dev_attr_usbc_pd_fw.attr)
3896 return adev->psp.sup_pd_fw_up ? 0660 : 0;
3898 return adev->psp.sup_ifwi_up ? 0440 : 0;
3901 static umode_t amdgpu_bin_flash_attr_is_visible(struct kobject *kobj,
3902 struct bin_attribute *attr,
3905 struct device *dev = kobj_to_dev(kobj);
3906 struct drm_device *ddev = dev_get_drvdata(dev);
3907 struct amdgpu_device *adev = drm_to_adev(ddev);
3909 return adev->psp.sup_ifwi_up ? 0660 : 0;
3912 const struct attribute_group amdgpu_flash_attr_group = {
3913 .attrs = flash_attrs,
3914 .bin_attrs = bin_flash_attrs,
3915 .is_bin_visible = amdgpu_bin_flash_attr_is_visible,
3916 .is_visible = amdgpu_flash_attr_is_visible,
3919 const struct amd_ip_funcs psp_ip_funcs = {
3921 .early_init = psp_early_init,
3923 .sw_init = psp_sw_init,
3924 .sw_fini = psp_sw_fini,
3925 .hw_init = psp_hw_init,
3926 .hw_fini = psp_hw_fini,
3927 .suspend = psp_suspend,
3928 .resume = psp_resume,
3930 .check_soft_reset = NULL,
3931 .wait_for_idle = NULL,
3933 .set_clockgating_state = psp_set_clockgating_state,
3934 .set_powergating_state = psp_set_powergating_state,
3937 const struct amdgpu_ip_block_version psp_v3_1_ip_block = {
3938 .type = AMD_IP_BLOCK_TYPE_PSP,
3942 .funcs = &psp_ip_funcs,
3945 const struct amdgpu_ip_block_version psp_v10_0_ip_block = {
3946 .type = AMD_IP_BLOCK_TYPE_PSP,
3950 .funcs = &psp_ip_funcs,
3953 const struct amdgpu_ip_block_version psp_v11_0_ip_block = {
3954 .type = AMD_IP_BLOCK_TYPE_PSP,
3958 .funcs = &psp_ip_funcs,
3961 const struct amdgpu_ip_block_version psp_v11_0_8_ip_block = {
3962 .type = AMD_IP_BLOCK_TYPE_PSP,
3966 .funcs = &psp_ip_funcs,
3969 const struct amdgpu_ip_block_version psp_v12_0_ip_block = {
3970 .type = AMD_IP_BLOCK_TYPE_PSP,
3974 .funcs = &psp_ip_funcs,
3977 const struct amdgpu_ip_block_version psp_v13_0_ip_block = {
3978 .type = AMD_IP_BLOCK_TYPE_PSP,
3982 .funcs = &psp_ip_funcs,
3985 const struct amdgpu_ip_block_version psp_v13_0_4_ip_block = {
3986 .type = AMD_IP_BLOCK_TYPE_PSP,
3990 .funcs = &psp_ip_funcs,
3993 const struct amdgpu_ip_block_version psp_v14_0_ip_block = {
3994 .type = AMD_IP_BLOCK_TYPE_PSP,
3998 .funcs = &psp_ip_funcs,