1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
7 * In Certain QCOM SoCs like apq8096 and msm8996 that have KRYO processors,
8 * the CPU frequency subset and voltage value of each OPP varies
9 * based on the silicon variant in use. Qualcomm Process Voltage Scaling Tables
10 * defines the voltage and frequency value based on the msm-id in SMEM
11 * and speedbin blown in the efuse combination.
12 * The qcom-cpufreq-nvmem driver reads the msm-id and efuse value from the SoC
13 * to provide the OPP framework with required information.
14 * This is used to determine the voltage and frequency value for each OPP of
15 * operating-points-v2 table when it is parsed by the OPP framework.
18 #include <linux/cpu.h>
19 #include <linux/err.h>
20 #include <linux/init.h>
21 #include <linux/kernel.h>
22 #include <linux/module.h>
23 #include <linux/nvmem-consumer.h>
25 #include <linux/of_device.h>
26 #include <linux/platform_device.h>
27 #include <linux/pm_domain.h>
28 #include <linux/pm_opp.h>
29 #include <linux/slab.h>
30 #include <linux/soc/qcom/smem.h>
32 #define MSM_ID_SMEM 137
41 enum _msm8996_version {
44 NUM_OF_MSM8996_VERSIONS,
47 struct qcom_cpufreq_drv;
49 struct qcom_cpufreq_match_data {
50 int (*get_version)(struct device *cpu_dev,
51 struct nvmem_cell *speedbin_nvmem,
53 struct qcom_cpufreq_drv *drv);
54 const char **genpd_names;
57 struct qcom_cpufreq_drv {
58 struct opp_table **names_opp_tables;
59 struct opp_table **hw_opp_tables;
60 struct opp_table **genpd_opp_tables;
62 const struct qcom_cpufreq_match_data *data;
65 static struct platform_device *cpufreq_dt_pdev, *cpufreq_pdev;
67 static void get_krait_bin_format_a(struct device *cpu_dev,
68 int *speed, int *pvs, int *pvs_ver,
69 struct nvmem_cell *pvs_nvmem, u8 *buf)
73 pte_efuse = *((u32 *)buf);
75 *speed = pte_efuse & 0xf;
77 *speed = (pte_efuse >> 4) & 0xf;
81 dev_warn(cpu_dev, "Speed bin: Defaulting to %d\n", *speed);
83 dev_dbg(cpu_dev, "Speed bin: %d\n", *speed);
86 *pvs = (pte_efuse >> 10) & 0x7;
88 *pvs = (pte_efuse >> 13) & 0x7;
92 dev_warn(cpu_dev, "PVS bin: Defaulting to %d\n", *pvs);
94 dev_dbg(cpu_dev, "PVS bin: %d\n", *pvs);
98 static void get_krait_bin_format_b(struct device *cpu_dev,
99 int *speed, int *pvs, int *pvs_ver,
100 struct nvmem_cell *pvs_nvmem, u8 *buf)
102 u32 pte_efuse, redundant_sel;
104 pte_efuse = *((u32 *)buf);
105 redundant_sel = (pte_efuse >> 24) & 0x7;
107 *pvs_ver = (pte_efuse >> 4) & 0x3;
109 switch (redundant_sel) {
111 *pvs = ((pte_efuse >> 28) & 0x8) | ((pte_efuse >> 6) & 0x7);
112 *speed = (pte_efuse >> 27) & 0xf;
115 *pvs = (pte_efuse >> 27) & 0xf;
116 *speed = pte_efuse & 0x7;
119 /* 4 bits of PVS are in efuse register bits 31, 8-6. */
120 *pvs = ((pte_efuse >> 28) & 0x8) | ((pte_efuse >> 6) & 0x7);
121 *speed = pte_efuse & 0x7;
124 /* Check SPEED_BIN_BLOW_STATUS */
125 if (pte_efuse & BIT(3)) {
126 dev_dbg(cpu_dev, "Speed bin: %d\n", *speed);
128 dev_warn(cpu_dev, "Speed bin not set. Defaulting to 0!\n");
132 /* Check PVS_BLOW_STATUS */
133 pte_efuse = *(((u32 *)buf) + 4);
134 pte_efuse &= BIT(21);
136 dev_dbg(cpu_dev, "PVS bin: %d\n", *pvs);
138 dev_warn(cpu_dev, "PVS bin not set. Defaulting to 0!\n");
142 dev_dbg(cpu_dev, "PVS version: %d\n", *pvs_ver);
145 static enum _msm8996_version qcom_cpufreq_get_msm_id(void)
149 enum _msm8996_version version;
151 msm_id = qcom_smem_get(QCOM_SMEM_HOST_ANY, MSM_ID_SMEM, &len);
153 return NUM_OF_MSM8996_VERSIONS;
155 /* The first 4 bytes are format, next to them is the actual msm-id */
158 switch ((enum _msm_id)*msm_id) {
161 version = MSM8996_V3;
165 version = MSM8996_SG;
168 version = NUM_OF_MSM8996_VERSIONS;
174 static int qcom_cpufreq_kryo_name_version(struct device *cpu_dev,
175 struct nvmem_cell *speedbin_nvmem,
177 struct qcom_cpufreq_drv *drv)
181 enum _msm8996_version msm8996_version;
184 msm8996_version = qcom_cpufreq_get_msm_id();
185 if (NUM_OF_MSM8996_VERSIONS == msm8996_version) {
186 dev_err(cpu_dev, "Not Snapdragon 820/821!");
190 speedbin = nvmem_cell_read(speedbin_nvmem, &len);
191 if (IS_ERR(speedbin))
192 return PTR_ERR(speedbin);
194 switch (msm8996_version) {
196 drv->versions = 1 << (unsigned int)(*speedbin);
199 drv->versions = 1 << ((unsigned int)(*speedbin) + 4);
210 static int qcom_cpufreq_krait_name_version(struct device *cpu_dev,
211 struct nvmem_cell *speedbin_nvmem,
213 struct qcom_cpufreq_drv *drv)
215 int speed = 0, pvs = 0, pvs_ver = 0;
219 speedbin = nvmem_cell_read(speedbin_nvmem, &len);
221 if (IS_ERR(speedbin))
222 return PTR_ERR(speedbin);
226 get_krait_bin_format_a(cpu_dev, &speed, &pvs, &pvs_ver,
227 speedbin_nvmem, speedbin);
230 get_krait_bin_format_b(cpu_dev, &speed, &pvs, &pvs_ver,
231 speedbin_nvmem, speedbin);
234 dev_err(cpu_dev, "Unable to read nvmem data. Defaulting to 0!\n");
238 snprintf(*pvs_name, sizeof("speedXX-pvsXX-vXX"), "speed%d-pvs%d-v%d",
239 speed, pvs, pvs_ver);
241 drv->versions = (1 << speed);
247 static const struct qcom_cpufreq_match_data match_data_kryo = {
248 .get_version = qcom_cpufreq_kryo_name_version,
251 static const struct qcom_cpufreq_match_data match_data_krait = {
252 .get_version = qcom_cpufreq_krait_name_version,
255 static const char *qcs404_genpd_names[] = { "cpr", NULL };
257 static const struct qcom_cpufreq_match_data match_data_qcs404 = {
258 .genpd_names = qcs404_genpd_names,
261 static int qcom_cpufreq_probe(struct platform_device *pdev)
263 struct qcom_cpufreq_drv *drv;
264 struct nvmem_cell *speedbin_nvmem;
265 struct device_node *np;
266 struct device *cpu_dev;
267 char *pvs_name = "speedXX-pvsXX-vXX";
269 const struct of_device_id *match;
272 cpu_dev = get_cpu_device(0);
276 np = dev_pm_opp_of_get_opp_desc_node(cpu_dev);
280 ret = of_device_is_compatible(np, "operating-points-v2-kryo-cpu");
286 drv = kzalloc(sizeof(*drv), GFP_KERNEL);
290 match = pdev->dev.platform_data;
291 drv->data = match->data;
297 if (drv->data->get_version) {
298 speedbin_nvmem = of_nvmem_cell_get(np, NULL);
299 if (IS_ERR(speedbin_nvmem)) {
300 if (PTR_ERR(speedbin_nvmem) != -EPROBE_DEFER)
302 "Could not get nvmem cell: %ld\n",
303 PTR_ERR(speedbin_nvmem));
304 ret = PTR_ERR(speedbin_nvmem);
308 ret = drv->data->get_version(cpu_dev,
309 speedbin_nvmem, &pvs_name, drv);
311 nvmem_cell_put(speedbin_nvmem);
314 nvmem_cell_put(speedbin_nvmem);
318 drv->names_opp_tables = kcalloc(num_possible_cpus(),
319 sizeof(*drv->names_opp_tables),
321 if (!drv->names_opp_tables) {
325 drv->hw_opp_tables = kcalloc(num_possible_cpus(),
326 sizeof(*drv->hw_opp_tables),
328 if (!drv->hw_opp_tables) {
333 drv->genpd_opp_tables = kcalloc(num_possible_cpus(),
334 sizeof(*drv->genpd_opp_tables),
336 if (!drv->genpd_opp_tables) {
341 for_each_possible_cpu(cpu) {
342 cpu_dev = get_cpu_device(cpu);
343 if (NULL == cpu_dev) {
348 if (drv->data->get_version) {
351 drv->names_opp_tables[cpu] = dev_pm_opp_set_prop_name(
354 if (IS_ERR(drv->names_opp_tables[cpu])) {
355 ret = PTR_ERR(drv->names_opp_tables[cpu]);
356 dev_err(cpu_dev, "Failed to add OPP name %s\n",
362 drv->hw_opp_tables[cpu] = dev_pm_opp_set_supported_hw(
363 cpu_dev, &drv->versions, 1);
364 if (IS_ERR(drv->hw_opp_tables[cpu])) {
365 ret = PTR_ERR(drv->hw_opp_tables[cpu]);
367 "Failed to set supported hardware\n");
372 if (drv->data->genpd_names) {
373 drv->genpd_opp_tables[cpu] =
374 dev_pm_opp_attach_genpd(cpu_dev,
375 drv->data->genpd_names,
377 if (IS_ERR(drv->genpd_opp_tables[cpu])) {
378 ret = PTR_ERR(drv->genpd_opp_tables[cpu]);
379 if (ret != -EPROBE_DEFER)
381 "Could not attach to pm_domain: %d\n",
388 cpufreq_dt_pdev = platform_device_register_simple("cpufreq-dt", -1,
390 if (!IS_ERR(cpufreq_dt_pdev)) {
391 platform_set_drvdata(pdev, drv);
395 ret = PTR_ERR(cpufreq_dt_pdev);
396 dev_err(cpu_dev, "Failed to register platform device\n");
399 for_each_possible_cpu(cpu) {
400 if (IS_ERR_OR_NULL(drv->genpd_opp_tables[cpu]))
402 dev_pm_opp_detach_genpd(drv->genpd_opp_tables[cpu]);
404 kfree(drv->genpd_opp_tables);
406 for_each_possible_cpu(cpu) {
407 if (IS_ERR_OR_NULL(drv->names_opp_tables[cpu]))
409 dev_pm_opp_put_prop_name(drv->names_opp_tables[cpu]);
411 for_each_possible_cpu(cpu) {
412 if (IS_ERR_OR_NULL(drv->hw_opp_tables[cpu]))
414 dev_pm_opp_put_supported_hw(drv->hw_opp_tables[cpu]);
416 kfree(drv->hw_opp_tables);
418 kfree(drv->names_opp_tables);
425 static int qcom_cpufreq_remove(struct platform_device *pdev)
427 struct qcom_cpufreq_drv *drv = platform_get_drvdata(pdev);
430 platform_device_unregister(cpufreq_dt_pdev);
432 for_each_possible_cpu(cpu) {
433 if (drv->names_opp_tables[cpu])
434 dev_pm_opp_put_supported_hw(drv->names_opp_tables[cpu]);
435 if (drv->hw_opp_tables[cpu])
436 dev_pm_opp_put_supported_hw(drv->hw_opp_tables[cpu]);
437 if (drv->genpd_opp_tables[cpu])
438 dev_pm_opp_detach_genpd(drv->genpd_opp_tables[cpu]);
441 kfree(drv->names_opp_tables);
442 kfree(drv->hw_opp_tables);
443 kfree(drv->genpd_opp_tables);
449 static struct platform_driver qcom_cpufreq_driver = {
450 .probe = qcom_cpufreq_probe,
451 .remove = qcom_cpufreq_remove,
453 .name = "qcom-cpufreq-nvmem",
457 static const struct of_device_id qcom_cpufreq_match_list[] __initconst = {
458 { .compatible = "qcom,apq8096", .data = &match_data_kryo },
459 { .compatible = "qcom,msm8996", .data = &match_data_kryo },
460 { .compatible = "qcom,qcs404", .data = &match_data_qcs404 },
461 { .compatible = "qcom,ipq8064", .data = &match_data_krait },
462 { .compatible = "qcom,apq8064", .data = &match_data_krait },
463 { .compatible = "qcom,msm8974", .data = &match_data_krait },
464 { .compatible = "qcom,msm8960", .data = &match_data_krait },
469 * Since the driver depends on smem and nvmem drivers, which may
470 * return EPROBE_DEFER, all the real activity is done in the probe,
471 * which may be defered as well. The init here is only registering
472 * the driver and the platform device.
474 static int __init qcom_cpufreq_init(void)
476 struct device_node *np = of_find_node_by_path("/");
477 const struct of_device_id *match;
483 match = of_match_node(qcom_cpufreq_match_list, np);
488 ret = platform_driver_register(&qcom_cpufreq_driver);
489 if (unlikely(ret < 0))
492 cpufreq_pdev = platform_device_register_data(NULL, "qcom-cpufreq-nvmem",
493 -1, match, sizeof(*match));
494 ret = PTR_ERR_OR_ZERO(cpufreq_pdev);
498 platform_driver_unregister(&qcom_cpufreq_driver);
501 module_init(qcom_cpufreq_init);
503 static void __exit qcom_cpufreq_exit(void)
505 platform_device_unregister(cpufreq_pdev);
506 platform_driver_unregister(&qcom_cpufreq_driver);
508 module_exit(qcom_cpufreq_exit);
510 MODULE_DESCRIPTION("Qualcomm Technologies, Inc. CPUfreq driver");
511 MODULE_LICENSE("GPL v2");