1 // SPDX-License-Identifier: GPL-2.0-only
3 * Kernel-based Virtual Machine driver for Linux
5 * This module enables machines with Intel VT-x extensions to run virtual
6 * machines without emulation or binary translation.
8 * Copyright (C) 2006 Qumranet, Inc.
9 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
12 * Avi Kivity <avi@qumranet.com>
13 * Yaniv Kamay <yaniv@qumranet.com>
16 #include <linux/highmem.h>
17 #include <linux/hrtimer.h>
18 #include <linux/kernel.h>
19 #include <linux/kvm_host.h>
20 #include <linux/module.h>
21 #include <linux/moduleparam.h>
22 #include <linux/mod_devicetable.h>
24 #include <linux/objtool.h>
25 #include <linux/sched.h>
26 #include <linux/sched/smt.h>
27 #include <linux/slab.h>
28 #include <linux/tboot.h>
29 #include <linux/trace_events.h>
30 #include <linux/entry-kvm.h>
35 #include <asm/cpu_device_id.h>
36 #include <asm/debugreg.h>
38 #include <asm/fpu/api.h>
39 #include <asm/fpu/xstate.h>
40 #include <asm/idtentry.h>
42 #include <asm/irq_remapping.h>
43 #include <asm/kexec.h>
44 #include <asm/perf_event.h>
45 #include <asm/mmu_context.h>
46 #include <asm/mshyperv.h>
47 #include <asm/mwait.h>
48 #include <asm/spec-ctrl.h>
49 #include <asm/virtext.h>
52 #include "capabilities.h"
56 #include "kvm_onhyperv.h"
58 #include "kvm_cache_regs.h"
70 MODULE_AUTHOR("Qumranet");
71 MODULE_LICENSE("GPL");
74 static const struct x86_cpu_id vmx_cpu_id[] = {
75 X86_MATCH_FEATURE(X86_FEATURE_VMX, NULL),
78 MODULE_DEVICE_TABLE(x86cpu, vmx_cpu_id);
81 bool __read_mostly enable_vpid = 1;
82 module_param_named(vpid, enable_vpid, bool, 0444);
84 static bool __read_mostly enable_vnmi = 1;
85 module_param_named(vnmi, enable_vnmi, bool, S_IRUGO);
87 bool __read_mostly flexpriority_enabled = 1;
88 module_param_named(flexpriority, flexpriority_enabled, bool, S_IRUGO);
90 bool __read_mostly enable_ept = 1;
91 module_param_named(ept, enable_ept, bool, S_IRUGO);
93 bool __read_mostly enable_unrestricted_guest = 1;
94 module_param_named(unrestricted_guest,
95 enable_unrestricted_guest, bool, S_IRUGO);
97 bool __read_mostly enable_ept_ad_bits = 1;
98 module_param_named(eptad, enable_ept_ad_bits, bool, S_IRUGO);
100 static bool __read_mostly emulate_invalid_guest_state = true;
101 module_param(emulate_invalid_guest_state, bool, S_IRUGO);
103 static bool __read_mostly fasteoi = 1;
104 module_param(fasteoi, bool, S_IRUGO);
106 module_param(enable_apicv, bool, S_IRUGO);
109 * If nested=1, nested virtualization is supported, i.e., guests may use
110 * VMX and be a hypervisor for its own guests. If nested=0, guests may not
111 * use VMX instructions.
113 static bool __read_mostly nested = 1;
114 module_param(nested, bool, S_IRUGO);
116 bool __read_mostly enable_pml = 1;
117 module_param_named(pml, enable_pml, bool, S_IRUGO);
119 static bool __read_mostly dump_invalid_vmcs = 0;
120 module_param(dump_invalid_vmcs, bool, 0644);
122 #define MSR_BITMAP_MODE_X2APIC 1
123 #define MSR_BITMAP_MODE_X2APIC_APICV 2
125 #define KVM_VMX_TSC_MULTIPLIER_MAX 0xffffffffffffffffULL
127 /* Guest_tsc -> host_tsc conversion requires 64-bit division. */
128 static int __read_mostly cpu_preemption_timer_multi;
129 static bool __read_mostly enable_preemption_timer = 1;
131 module_param_named(preemption_timer, enable_preemption_timer, bool, S_IRUGO);
134 extern bool __read_mostly allow_smaller_maxphyaddr;
135 module_param(allow_smaller_maxphyaddr, bool, S_IRUGO);
137 #define KVM_VM_CR0_ALWAYS_OFF (X86_CR0_NW | X86_CR0_CD)
138 #define KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST X86_CR0_NE
139 #define KVM_VM_CR0_ALWAYS_ON \
140 (KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST | X86_CR0_PG | X86_CR0_PE)
142 #define KVM_VM_CR4_ALWAYS_ON_UNRESTRICTED_GUEST X86_CR4_VMXE
143 #define KVM_PMODE_VM_CR4_ALWAYS_ON (X86_CR4_PAE | X86_CR4_VMXE)
144 #define KVM_RMODE_VM_CR4_ALWAYS_ON (X86_CR4_VME | X86_CR4_PAE | X86_CR4_VMXE)
146 #define RMODE_GUEST_OWNED_EFLAGS_BITS (~(X86_EFLAGS_IOPL | X86_EFLAGS_VM))
148 #define MSR_IA32_RTIT_STATUS_MASK (~(RTIT_STATUS_FILTEREN | \
149 RTIT_STATUS_CONTEXTEN | RTIT_STATUS_TRIGGEREN | \
150 RTIT_STATUS_ERROR | RTIT_STATUS_STOPPED | \
151 RTIT_STATUS_BYTECNT))
154 * List of MSRs that can be directly passed to the guest.
155 * In addition to these x2apic and PT MSRs are handled specially.
157 static u32 vmx_possible_passthrough_msrs[MAX_POSSIBLE_PASSTHROUGH_MSRS] = {
168 MSR_IA32_SYSENTER_CS,
169 MSR_IA32_SYSENTER_ESP,
170 MSR_IA32_SYSENTER_EIP,
172 MSR_CORE_C3_RESIDENCY,
173 MSR_CORE_C6_RESIDENCY,
174 MSR_CORE_C7_RESIDENCY,
178 * These 2 parameters are used to config the controls for Pause-Loop Exiting:
179 * ple_gap: upper bound on the amount of time between two successive
180 * executions of PAUSE in a loop. Also indicate if ple enabled.
181 * According to test, this time is usually smaller than 128 cycles.
182 * ple_window: upper bound on the amount of time a guest is allowed to execute
183 * in a PAUSE loop. Tests indicate that most spinlocks are held for
184 * less than 2^12 cycles
185 * Time is measured based on a counter that runs at the same rate as the TSC,
186 * refer SDM volume 3b section 21.6.13 & 22.1.3.
188 static unsigned int ple_gap = KVM_DEFAULT_PLE_GAP;
189 module_param(ple_gap, uint, 0444);
191 static unsigned int ple_window = KVM_VMX_DEFAULT_PLE_WINDOW;
192 module_param(ple_window, uint, 0444);
194 /* Default doubles per-vcpu window every exit. */
195 static unsigned int ple_window_grow = KVM_DEFAULT_PLE_WINDOW_GROW;
196 module_param(ple_window_grow, uint, 0444);
198 /* Default resets per-vcpu window every exit to ple_window. */
199 static unsigned int ple_window_shrink = KVM_DEFAULT_PLE_WINDOW_SHRINK;
200 module_param(ple_window_shrink, uint, 0444);
202 /* Default is to compute the maximum so we can never overflow. */
203 static unsigned int ple_window_max = KVM_VMX_DEFAULT_PLE_WINDOW_MAX;
204 module_param(ple_window_max, uint, 0444);
206 /* Default is SYSTEM mode, 1 for host-guest mode */
207 int __read_mostly pt_mode = PT_MODE_SYSTEM;
208 module_param(pt_mode, int, S_IRUGO);
210 static DEFINE_STATIC_KEY_FALSE(vmx_l1d_should_flush);
211 static DEFINE_STATIC_KEY_FALSE(vmx_l1d_flush_cond);
212 static DEFINE_MUTEX(vmx_l1d_flush_mutex);
214 /* Storage for pre module init parameter parsing */
215 static enum vmx_l1d_flush_state __read_mostly vmentry_l1d_flush_param = VMENTER_L1D_FLUSH_AUTO;
217 static const struct {
220 } vmentry_l1d_param[] = {
221 [VMENTER_L1D_FLUSH_AUTO] = {"auto", true},
222 [VMENTER_L1D_FLUSH_NEVER] = {"never", true},
223 [VMENTER_L1D_FLUSH_COND] = {"cond", true},
224 [VMENTER_L1D_FLUSH_ALWAYS] = {"always", true},
225 [VMENTER_L1D_FLUSH_EPT_DISABLED] = {"EPT disabled", false},
226 [VMENTER_L1D_FLUSH_NOT_REQUIRED] = {"not required", false},
229 #define L1D_CACHE_ORDER 4
230 static void *vmx_l1d_flush_pages;
232 static int vmx_setup_l1d_flush(enum vmx_l1d_flush_state l1tf)
237 if (!boot_cpu_has_bug(X86_BUG_L1TF)) {
238 l1tf_vmx_mitigation = VMENTER_L1D_FLUSH_NOT_REQUIRED;
243 l1tf_vmx_mitigation = VMENTER_L1D_FLUSH_EPT_DISABLED;
247 if (boot_cpu_has(X86_FEATURE_ARCH_CAPABILITIES)) {
250 rdmsrl(MSR_IA32_ARCH_CAPABILITIES, msr);
251 if (msr & ARCH_CAP_SKIP_VMENTRY_L1DFLUSH) {
252 l1tf_vmx_mitigation = VMENTER_L1D_FLUSH_NOT_REQUIRED;
257 /* If set to auto use the default l1tf mitigation method */
258 if (l1tf == VMENTER_L1D_FLUSH_AUTO) {
259 switch (l1tf_mitigation) {
260 case L1TF_MITIGATION_OFF:
261 l1tf = VMENTER_L1D_FLUSH_NEVER;
263 case L1TF_MITIGATION_FLUSH_NOWARN:
264 case L1TF_MITIGATION_FLUSH:
265 case L1TF_MITIGATION_FLUSH_NOSMT:
266 l1tf = VMENTER_L1D_FLUSH_COND;
268 case L1TF_MITIGATION_FULL:
269 case L1TF_MITIGATION_FULL_FORCE:
270 l1tf = VMENTER_L1D_FLUSH_ALWAYS;
273 } else if (l1tf_mitigation == L1TF_MITIGATION_FULL_FORCE) {
274 l1tf = VMENTER_L1D_FLUSH_ALWAYS;
277 if (l1tf != VMENTER_L1D_FLUSH_NEVER && !vmx_l1d_flush_pages &&
278 !boot_cpu_has(X86_FEATURE_FLUSH_L1D)) {
280 * This allocation for vmx_l1d_flush_pages is not tied to a VM
281 * lifetime and so should not be charged to a memcg.
283 page = alloc_pages(GFP_KERNEL, L1D_CACHE_ORDER);
286 vmx_l1d_flush_pages = page_address(page);
289 * Initialize each page with a different pattern in
290 * order to protect against KSM in the nested
291 * virtualization case.
293 for (i = 0; i < 1u << L1D_CACHE_ORDER; ++i) {
294 memset(vmx_l1d_flush_pages + i * PAGE_SIZE, i + 1,
299 l1tf_vmx_mitigation = l1tf;
301 if (l1tf != VMENTER_L1D_FLUSH_NEVER)
302 static_branch_enable(&vmx_l1d_should_flush);
304 static_branch_disable(&vmx_l1d_should_flush);
306 if (l1tf == VMENTER_L1D_FLUSH_COND)
307 static_branch_enable(&vmx_l1d_flush_cond);
309 static_branch_disable(&vmx_l1d_flush_cond);
313 static int vmentry_l1d_flush_parse(const char *s)
318 for (i = 0; i < ARRAY_SIZE(vmentry_l1d_param); i++) {
319 if (vmentry_l1d_param[i].for_parse &&
320 sysfs_streq(s, vmentry_l1d_param[i].option))
327 static int vmentry_l1d_flush_set(const char *s, const struct kernel_param *kp)
331 l1tf = vmentry_l1d_flush_parse(s);
335 if (!boot_cpu_has(X86_BUG_L1TF))
339 * Has vmx_init() run already? If not then this is the pre init
340 * parameter parsing. In that case just store the value and let
341 * vmx_init() do the proper setup after enable_ept has been
344 if (l1tf_vmx_mitigation == VMENTER_L1D_FLUSH_AUTO) {
345 vmentry_l1d_flush_param = l1tf;
349 mutex_lock(&vmx_l1d_flush_mutex);
350 ret = vmx_setup_l1d_flush(l1tf);
351 mutex_unlock(&vmx_l1d_flush_mutex);
355 static int vmentry_l1d_flush_get(char *s, const struct kernel_param *kp)
357 if (WARN_ON_ONCE(l1tf_vmx_mitigation >= ARRAY_SIZE(vmentry_l1d_param)))
358 return sprintf(s, "???\n");
360 return sprintf(s, "%s\n", vmentry_l1d_param[l1tf_vmx_mitigation].option);
363 static const struct kernel_param_ops vmentry_l1d_flush_ops = {
364 .set = vmentry_l1d_flush_set,
365 .get = vmentry_l1d_flush_get,
367 module_param_cb(vmentry_l1d_flush, &vmentry_l1d_flush_ops, NULL, 0644);
369 static u32 vmx_segment_access_rights(struct kvm_segment *var);
371 void vmx_vmexit(void);
373 #define vmx_insn_failed(fmt...) \
376 pr_warn_ratelimited(fmt); \
379 asmlinkage void vmread_error(unsigned long field, bool fault)
382 kvm_spurious_fault();
384 vmx_insn_failed("kvm: vmread failed: field=%lx\n", field);
387 noinline void vmwrite_error(unsigned long field, unsigned long value)
389 vmx_insn_failed("kvm: vmwrite failed: field=%lx val=%lx err=%d\n",
390 field, value, vmcs_read32(VM_INSTRUCTION_ERROR));
393 noinline void vmclear_error(struct vmcs *vmcs, u64 phys_addr)
395 vmx_insn_failed("kvm: vmclear failed: %p/%llx\n", vmcs, phys_addr);
398 noinline void vmptrld_error(struct vmcs *vmcs, u64 phys_addr)
400 vmx_insn_failed("kvm: vmptrld failed: %p/%llx\n", vmcs, phys_addr);
403 noinline void invvpid_error(unsigned long ext, u16 vpid, gva_t gva)
405 vmx_insn_failed("kvm: invvpid failed: ext=0x%lx vpid=%u gva=0x%lx\n",
409 noinline void invept_error(unsigned long ext, u64 eptp, gpa_t gpa)
411 vmx_insn_failed("kvm: invept failed: ext=0x%lx eptp=%llx gpa=0x%llx\n",
415 static DEFINE_PER_CPU(struct vmcs *, vmxarea);
416 DEFINE_PER_CPU(struct vmcs *, current_vmcs);
418 * We maintain a per-CPU linked-list of VMCS loaded on that CPU. This is needed
419 * when a CPU is brought down, and we need to VMCLEAR all VMCSs loaded on it.
421 static DEFINE_PER_CPU(struct list_head, loaded_vmcss_on_cpu);
423 static DECLARE_BITMAP(vmx_vpid_bitmap, VMX_NR_VPIDS);
424 static DEFINE_SPINLOCK(vmx_vpid_lock);
426 struct vmcs_config vmcs_config;
427 struct vmx_capability vmx_capability;
429 #define VMX_SEGMENT_FIELD(seg) \
430 [VCPU_SREG_##seg] = { \
431 .selector = GUEST_##seg##_SELECTOR, \
432 .base = GUEST_##seg##_BASE, \
433 .limit = GUEST_##seg##_LIMIT, \
434 .ar_bytes = GUEST_##seg##_AR_BYTES, \
437 static const struct kvm_vmx_segment_field {
442 } kvm_vmx_segment_fields[] = {
443 VMX_SEGMENT_FIELD(CS),
444 VMX_SEGMENT_FIELD(DS),
445 VMX_SEGMENT_FIELD(ES),
446 VMX_SEGMENT_FIELD(FS),
447 VMX_SEGMENT_FIELD(GS),
448 VMX_SEGMENT_FIELD(SS),
449 VMX_SEGMENT_FIELD(TR),
450 VMX_SEGMENT_FIELD(LDTR),
453 static inline void vmx_segment_cache_clear(struct vcpu_vmx *vmx)
455 vmx->segment_cache.bitmask = 0;
458 static unsigned long host_idt_base;
460 #if IS_ENABLED(CONFIG_HYPERV)
461 static bool __read_mostly enlightened_vmcs = true;
462 module_param(enlightened_vmcs, bool, 0444);
464 static int hv_enable_direct_tlbflush(struct kvm_vcpu *vcpu)
466 struct hv_enlightened_vmcs *evmcs;
467 struct hv_partition_assist_pg **p_hv_pa_pg =
468 &to_kvm_hv(vcpu->kvm)->hv_pa_pg;
470 * Synthetic VM-Exit is not enabled in current code and so All
471 * evmcs in singe VM shares same assist page.
474 *p_hv_pa_pg = kzalloc(PAGE_SIZE, GFP_KERNEL_ACCOUNT);
479 evmcs = (struct hv_enlightened_vmcs *)to_vmx(vcpu)->loaded_vmcs->vmcs;
481 evmcs->partition_assist_page =
483 evmcs->hv_vm_id = (unsigned long)vcpu->kvm;
484 evmcs->hv_enlightenments_control.nested_flush_hypercall = 1;
489 #endif /* IS_ENABLED(CONFIG_HYPERV) */
492 * Comment's format: document - errata name - stepping - processor name.
494 * https://www.virtualbox.org/svn/vbox/trunk/src/VBox/VMM/VMMR0/HMR0.cpp
496 static u32 vmx_preemption_cpu_tfms[] = {
497 /* 323344.pdf - BA86 - D0 - Xeon 7500 Series */
499 /* 323056.pdf - AAX65 - C2 - Xeon L3406 */
500 /* 322814.pdf - AAT59 - C2 - i7-600, i5-500, i5-400 and i3-300 Mobile */
501 /* 322911.pdf - AAU65 - C2 - i5-600, i3-500 Desktop and Pentium G6950 */
503 /* 322911.pdf - AAU65 - K0 - i5-600, i3-500 Desktop and Pentium G6950 */
505 /* 322373.pdf - AAO95 - B1 - Xeon 3400 Series */
506 /* 322166.pdf - AAN92 - B1 - i7-800 and i5-700 Desktop */
508 * 320767.pdf - AAP86 - B1 -
509 * i7-900 Mobile Extreme, i7-800 and i7-700 Mobile
512 /* 321333.pdf - AAM126 - C0 - Xeon 3500 */
514 /* 321333.pdf - AAM126 - C1 - Xeon 3500 */
516 /* 320836.pdf - AAJ124 - C0 - i7-900 Desktop Extreme and i7-900 Desktop */
518 /* 321333.pdf - AAM126 - D0 - Xeon 3500 */
519 /* 321324.pdf - AAK139 - D0 - Xeon 5500 */
520 /* 320836.pdf - AAJ124 - D0 - i7-900 Extreme and i7-900 Desktop */
522 /* Xeon E3-1220 V2 */
526 static inline bool cpu_has_broken_vmx_preemption_timer(void)
528 u32 eax = cpuid_eax(0x00000001), i;
530 /* Clear the reserved bits */
531 eax &= ~(0x3U << 14 | 0xfU << 28);
532 for (i = 0; i < ARRAY_SIZE(vmx_preemption_cpu_tfms); i++)
533 if (eax == vmx_preemption_cpu_tfms[i])
539 static inline bool cpu_need_virtualize_apic_accesses(struct kvm_vcpu *vcpu)
541 return flexpriority_enabled && lapic_in_kernel(vcpu);
544 static int possible_passthrough_msr_slot(u32 msr)
548 for (i = 0; i < ARRAY_SIZE(vmx_possible_passthrough_msrs); i++)
549 if (vmx_possible_passthrough_msrs[i] == msr)
555 static bool is_valid_passthrough_msr(u32 msr)
560 case 0x800 ... 0x8ff:
561 /* x2APIC MSRs. These are handled in vmx_update_msr_bitmap_x2apic() */
563 case MSR_IA32_RTIT_STATUS:
564 case MSR_IA32_RTIT_OUTPUT_BASE:
565 case MSR_IA32_RTIT_OUTPUT_MASK:
566 case MSR_IA32_RTIT_CR3_MATCH:
567 case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B:
568 /* PT MSRs. These are handled in pt_update_intercept_for_msr() */
571 case MSR_LBR_INFO_0 ... MSR_LBR_INFO_0 + 31:
572 case MSR_LBR_NHM_FROM ... MSR_LBR_NHM_FROM + 31:
573 case MSR_LBR_NHM_TO ... MSR_LBR_NHM_TO + 31:
574 case MSR_LBR_CORE_FROM ... MSR_LBR_CORE_FROM + 8:
575 case MSR_LBR_CORE_TO ... MSR_LBR_CORE_TO + 8:
576 /* LBR MSRs. These are handled in vmx_update_intercept_for_lbr_msrs() */
580 r = possible_passthrough_msr_slot(msr) != -ENOENT;
582 WARN(!r, "Invalid MSR %x, please adapt vmx_possible_passthrough_msrs[]", msr);
587 struct vmx_uret_msr *vmx_find_uret_msr(struct vcpu_vmx *vmx, u32 msr)
591 i = kvm_find_user_return_msr(msr);
593 return &vmx->guest_uret_msrs[i];
597 static int vmx_set_guest_uret_msr(struct vcpu_vmx *vmx,
598 struct vmx_uret_msr *msr, u64 data)
600 unsigned int slot = msr - vmx->guest_uret_msrs;
603 if (msr->load_into_hardware) {
605 ret = kvm_set_user_return_msr(slot, data, msr->mask);
613 #ifdef CONFIG_KEXEC_CORE
614 static void crash_vmclear_local_loaded_vmcss(void)
616 int cpu = raw_smp_processor_id();
617 struct loaded_vmcs *v;
619 list_for_each_entry(v, &per_cpu(loaded_vmcss_on_cpu, cpu),
620 loaded_vmcss_on_cpu_link)
623 #endif /* CONFIG_KEXEC_CORE */
625 static void __loaded_vmcs_clear(void *arg)
627 struct loaded_vmcs *loaded_vmcs = arg;
628 int cpu = raw_smp_processor_id();
630 if (loaded_vmcs->cpu != cpu)
631 return; /* vcpu migration can race with cpu offline */
632 if (per_cpu(current_vmcs, cpu) == loaded_vmcs->vmcs)
633 per_cpu(current_vmcs, cpu) = NULL;
635 vmcs_clear(loaded_vmcs->vmcs);
636 if (loaded_vmcs->shadow_vmcs && loaded_vmcs->launched)
637 vmcs_clear(loaded_vmcs->shadow_vmcs);
639 list_del(&loaded_vmcs->loaded_vmcss_on_cpu_link);
642 * Ensure all writes to loaded_vmcs, including deleting it from its
643 * current percpu list, complete before setting loaded_vmcs->cpu to
644 * -1, otherwise a different cpu can see loaded_vmcs->cpu == -1 first
645 * and add loaded_vmcs to its percpu list before it's deleted from this
646 * cpu's list. Pairs with the smp_rmb() in vmx_vcpu_load_vmcs().
650 loaded_vmcs->cpu = -1;
651 loaded_vmcs->launched = 0;
654 void loaded_vmcs_clear(struct loaded_vmcs *loaded_vmcs)
656 int cpu = loaded_vmcs->cpu;
659 smp_call_function_single(cpu,
660 __loaded_vmcs_clear, loaded_vmcs, 1);
663 static bool vmx_segment_cache_test_set(struct vcpu_vmx *vmx, unsigned seg,
667 u32 mask = 1 << (seg * SEG_FIELD_NR + field);
669 if (!kvm_register_is_available(&vmx->vcpu, VCPU_EXREG_SEGMENTS)) {
670 kvm_register_mark_available(&vmx->vcpu, VCPU_EXREG_SEGMENTS);
671 vmx->segment_cache.bitmask = 0;
673 ret = vmx->segment_cache.bitmask & mask;
674 vmx->segment_cache.bitmask |= mask;
678 static u16 vmx_read_guest_seg_selector(struct vcpu_vmx *vmx, unsigned seg)
680 u16 *p = &vmx->segment_cache.seg[seg].selector;
682 if (!vmx_segment_cache_test_set(vmx, seg, SEG_FIELD_SEL))
683 *p = vmcs_read16(kvm_vmx_segment_fields[seg].selector);
687 static ulong vmx_read_guest_seg_base(struct vcpu_vmx *vmx, unsigned seg)
689 ulong *p = &vmx->segment_cache.seg[seg].base;
691 if (!vmx_segment_cache_test_set(vmx, seg, SEG_FIELD_BASE))
692 *p = vmcs_readl(kvm_vmx_segment_fields[seg].base);
696 static u32 vmx_read_guest_seg_limit(struct vcpu_vmx *vmx, unsigned seg)
698 u32 *p = &vmx->segment_cache.seg[seg].limit;
700 if (!vmx_segment_cache_test_set(vmx, seg, SEG_FIELD_LIMIT))
701 *p = vmcs_read32(kvm_vmx_segment_fields[seg].limit);
705 static u32 vmx_read_guest_seg_ar(struct vcpu_vmx *vmx, unsigned seg)
707 u32 *p = &vmx->segment_cache.seg[seg].ar;
709 if (!vmx_segment_cache_test_set(vmx, seg, SEG_FIELD_AR))
710 *p = vmcs_read32(kvm_vmx_segment_fields[seg].ar_bytes);
714 void vmx_update_exception_bitmap(struct kvm_vcpu *vcpu)
718 eb = (1u << PF_VECTOR) | (1u << UD_VECTOR) | (1u << MC_VECTOR) |
719 (1u << DB_VECTOR) | (1u << AC_VECTOR);
721 * Guest access to VMware backdoor ports could legitimately
722 * trigger #GP because of TSS I/O permission bitmap.
723 * We intercept those #GP and allow access to them anyway
726 if (enable_vmware_backdoor)
727 eb |= (1u << GP_VECTOR);
728 if ((vcpu->guest_debug &
729 (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)) ==
730 (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP))
731 eb |= 1u << BP_VECTOR;
732 if (to_vmx(vcpu)->rmode.vm86_active)
734 if (!vmx_need_pf_intercept(vcpu))
735 eb &= ~(1u << PF_VECTOR);
737 /* When we are running a nested L2 guest and L1 specified for it a
738 * certain exception bitmap, we must trap the same exceptions and pass
739 * them to L1. When running L2, we will only handle the exceptions
740 * specified above if L1 did not want them.
742 if (is_guest_mode(vcpu))
743 eb |= get_vmcs12(vcpu)->exception_bitmap;
745 int mask = 0, match = 0;
747 if (enable_ept && (eb & (1u << PF_VECTOR))) {
749 * If EPT is enabled, #PF is currently only intercepted
750 * if MAXPHYADDR is smaller on the guest than on the
751 * host. In that case we only care about present,
752 * non-reserved faults. For vmcs02, however, PFEC_MASK
753 * and PFEC_MATCH are set in prepare_vmcs02_rare.
755 mask = PFERR_PRESENT_MASK | PFERR_RSVD_MASK;
756 match = PFERR_PRESENT_MASK;
758 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK, mask);
759 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH, match);
763 * Disabling xfd interception indicates that dynamic xfeatures
764 * might be used in the guest. Always trap #NM in this case
765 * to save guest xfd_err timely.
767 if (vcpu->arch.xfd_no_write_intercept)
768 eb |= (1u << NM_VECTOR);
770 vmcs_write32(EXCEPTION_BITMAP, eb);
774 * Check if MSR is intercepted for currently loaded MSR bitmap.
776 static bool msr_write_intercepted(struct vcpu_vmx *vmx, u32 msr)
778 if (!(exec_controls_get(vmx) & CPU_BASED_USE_MSR_BITMAPS))
781 return vmx_test_msr_bitmap_write(vmx->loaded_vmcs->msr_bitmap,
785 static void clear_atomic_switch_msr_special(struct vcpu_vmx *vmx,
786 unsigned long entry, unsigned long exit)
788 vm_entry_controls_clearbit(vmx, entry);
789 vm_exit_controls_clearbit(vmx, exit);
792 int vmx_find_loadstore_msr_slot(struct vmx_msrs *m, u32 msr)
796 for (i = 0; i < m->nr; ++i) {
797 if (m->val[i].index == msr)
803 static void clear_atomic_switch_msr(struct vcpu_vmx *vmx, unsigned msr)
806 struct msr_autoload *m = &vmx->msr_autoload;
810 if (cpu_has_load_ia32_efer()) {
811 clear_atomic_switch_msr_special(vmx,
812 VM_ENTRY_LOAD_IA32_EFER,
813 VM_EXIT_LOAD_IA32_EFER);
817 case MSR_CORE_PERF_GLOBAL_CTRL:
818 if (cpu_has_load_perf_global_ctrl()) {
819 clear_atomic_switch_msr_special(vmx,
820 VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL,
821 VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL);
826 i = vmx_find_loadstore_msr_slot(&m->guest, msr);
830 m->guest.val[i] = m->guest.val[m->guest.nr];
831 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, m->guest.nr);
834 i = vmx_find_loadstore_msr_slot(&m->host, msr);
839 m->host.val[i] = m->host.val[m->host.nr];
840 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, m->host.nr);
843 static void add_atomic_switch_msr_special(struct vcpu_vmx *vmx,
844 unsigned long entry, unsigned long exit,
845 unsigned long guest_val_vmcs, unsigned long host_val_vmcs,
846 u64 guest_val, u64 host_val)
848 vmcs_write64(guest_val_vmcs, guest_val);
849 if (host_val_vmcs != HOST_IA32_EFER)
850 vmcs_write64(host_val_vmcs, host_val);
851 vm_entry_controls_setbit(vmx, entry);
852 vm_exit_controls_setbit(vmx, exit);
855 static void add_atomic_switch_msr(struct vcpu_vmx *vmx, unsigned msr,
856 u64 guest_val, u64 host_val, bool entry_only)
859 struct msr_autoload *m = &vmx->msr_autoload;
863 if (cpu_has_load_ia32_efer()) {
864 add_atomic_switch_msr_special(vmx,
865 VM_ENTRY_LOAD_IA32_EFER,
866 VM_EXIT_LOAD_IA32_EFER,
869 guest_val, host_val);
873 case MSR_CORE_PERF_GLOBAL_CTRL:
874 if (cpu_has_load_perf_global_ctrl()) {
875 add_atomic_switch_msr_special(vmx,
876 VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL,
877 VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL,
878 GUEST_IA32_PERF_GLOBAL_CTRL,
879 HOST_IA32_PERF_GLOBAL_CTRL,
880 guest_val, host_val);
884 case MSR_IA32_PEBS_ENABLE:
885 /* PEBS needs a quiescent period after being disabled (to write
886 * a record). Disabling PEBS through VMX MSR swapping doesn't
887 * provide that period, so a CPU could write host's record into
890 wrmsrl(MSR_IA32_PEBS_ENABLE, 0);
893 i = vmx_find_loadstore_msr_slot(&m->guest, msr);
895 j = vmx_find_loadstore_msr_slot(&m->host, msr);
897 if ((i < 0 && m->guest.nr == MAX_NR_LOADSTORE_MSRS) ||
898 (j < 0 && m->host.nr == MAX_NR_LOADSTORE_MSRS)) {
899 printk_once(KERN_WARNING "Not enough msr switch entries. "
900 "Can't add msr %x\n", msr);
905 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, m->guest.nr);
907 m->guest.val[i].index = msr;
908 m->guest.val[i].value = guest_val;
915 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, m->host.nr);
917 m->host.val[j].index = msr;
918 m->host.val[j].value = host_val;
921 static bool update_transition_efer(struct vcpu_vmx *vmx)
923 u64 guest_efer = vmx->vcpu.arch.efer;
927 /* Shadow paging assumes NX to be available. */
929 guest_efer |= EFER_NX;
932 * LMA and LME handled by hardware; SCE meaningless outside long mode.
934 ignore_bits |= EFER_SCE;
936 ignore_bits |= EFER_LMA | EFER_LME;
937 /* SCE is meaningful only in long mode on Intel */
938 if (guest_efer & EFER_LMA)
939 ignore_bits &= ~(u64)EFER_SCE;
943 * On EPT, we can't emulate NX, so we must switch EFER atomically.
944 * On CPUs that support "load IA32_EFER", always switch EFER
945 * atomically, since it's faster than switching it manually.
947 if (cpu_has_load_ia32_efer() ||
948 (enable_ept && ((vmx->vcpu.arch.efer ^ host_efer) & EFER_NX))) {
949 if (!(guest_efer & EFER_LMA))
950 guest_efer &= ~EFER_LME;
951 if (guest_efer != host_efer)
952 add_atomic_switch_msr(vmx, MSR_EFER,
953 guest_efer, host_efer, false);
955 clear_atomic_switch_msr(vmx, MSR_EFER);
959 i = kvm_find_user_return_msr(MSR_EFER);
963 clear_atomic_switch_msr(vmx, MSR_EFER);
965 guest_efer &= ~ignore_bits;
966 guest_efer |= host_efer & ignore_bits;
968 vmx->guest_uret_msrs[i].data = guest_efer;
969 vmx->guest_uret_msrs[i].mask = ~ignore_bits;
976 * On 32-bit kernels, VM exits still load the FS and GS bases from the
977 * VMCS rather than the segment table. KVM uses this helper to figure
978 * out the current bases to poke them into the VMCS before entry.
980 static unsigned long segment_base(u16 selector)
982 struct desc_struct *table;
985 if (!(selector & ~SEGMENT_RPL_MASK))
988 table = get_current_gdt_ro();
990 if ((selector & SEGMENT_TI_MASK) == SEGMENT_LDT) {
991 u16 ldt_selector = kvm_read_ldt();
993 if (!(ldt_selector & ~SEGMENT_RPL_MASK))
996 table = (struct desc_struct *)segment_base(ldt_selector);
998 v = get_desc_base(&table[selector >> 3]);
1003 static inline bool pt_can_write_msr(struct vcpu_vmx *vmx)
1005 return vmx_pt_mode_is_host_guest() &&
1006 !(vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN);
1009 static inline bool pt_output_base_valid(struct kvm_vcpu *vcpu, u64 base)
1011 /* The base must be 128-byte aligned and a legal physical address. */
1012 return kvm_vcpu_is_legal_aligned_gpa(vcpu, base, 128);
1015 static inline void pt_load_msr(struct pt_ctx *ctx, u32 addr_range)
1019 wrmsrl(MSR_IA32_RTIT_STATUS, ctx->status);
1020 wrmsrl(MSR_IA32_RTIT_OUTPUT_BASE, ctx->output_base);
1021 wrmsrl(MSR_IA32_RTIT_OUTPUT_MASK, ctx->output_mask);
1022 wrmsrl(MSR_IA32_RTIT_CR3_MATCH, ctx->cr3_match);
1023 for (i = 0; i < addr_range; i++) {
1024 wrmsrl(MSR_IA32_RTIT_ADDR0_A + i * 2, ctx->addr_a[i]);
1025 wrmsrl(MSR_IA32_RTIT_ADDR0_B + i * 2, ctx->addr_b[i]);
1029 static inline void pt_save_msr(struct pt_ctx *ctx, u32 addr_range)
1033 rdmsrl(MSR_IA32_RTIT_STATUS, ctx->status);
1034 rdmsrl(MSR_IA32_RTIT_OUTPUT_BASE, ctx->output_base);
1035 rdmsrl(MSR_IA32_RTIT_OUTPUT_MASK, ctx->output_mask);
1036 rdmsrl(MSR_IA32_RTIT_CR3_MATCH, ctx->cr3_match);
1037 for (i = 0; i < addr_range; i++) {
1038 rdmsrl(MSR_IA32_RTIT_ADDR0_A + i * 2, ctx->addr_a[i]);
1039 rdmsrl(MSR_IA32_RTIT_ADDR0_B + i * 2, ctx->addr_b[i]);
1043 static void pt_guest_enter(struct vcpu_vmx *vmx)
1045 if (vmx_pt_mode_is_system())
1049 * GUEST_IA32_RTIT_CTL is already set in the VMCS.
1050 * Save host state before VM entry.
1052 rdmsrl(MSR_IA32_RTIT_CTL, vmx->pt_desc.host.ctl);
1053 if (vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN) {
1054 wrmsrl(MSR_IA32_RTIT_CTL, 0);
1055 pt_save_msr(&vmx->pt_desc.host, vmx->pt_desc.num_address_ranges);
1056 pt_load_msr(&vmx->pt_desc.guest, vmx->pt_desc.num_address_ranges);
1060 static void pt_guest_exit(struct vcpu_vmx *vmx)
1062 if (vmx_pt_mode_is_system())
1065 if (vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN) {
1066 pt_save_msr(&vmx->pt_desc.guest, vmx->pt_desc.num_address_ranges);
1067 pt_load_msr(&vmx->pt_desc.host, vmx->pt_desc.num_address_ranges);
1071 * KVM requires VM_EXIT_CLEAR_IA32_RTIT_CTL to expose PT to the guest,
1072 * i.e. RTIT_CTL is always cleared on VM-Exit. Restore it if necessary.
1074 if (vmx->pt_desc.host.ctl)
1075 wrmsrl(MSR_IA32_RTIT_CTL, vmx->pt_desc.host.ctl);
1078 void vmx_set_host_fs_gs(struct vmcs_host_state *host, u16 fs_sel, u16 gs_sel,
1079 unsigned long fs_base, unsigned long gs_base)
1081 if (unlikely(fs_sel != host->fs_sel)) {
1083 vmcs_write16(HOST_FS_SELECTOR, fs_sel);
1085 vmcs_write16(HOST_FS_SELECTOR, 0);
1086 host->fs_sel = fs_sel;
1088 if (unlikely(gs_sel != host->gs_sel)) {
1090 vmcs_write16(HOST_GS_SELECTOR, gs_sel);
1092 vmcs_write16(HOST_GS_SELECTOR, 0);
1093 host->gs_sel = gs_sel;
1095 if (unlikely(fs_base != host->fs_base)) {
1096 vmcs_writel(HOST_FS_BASE, fs_base);
1097 host->fs_base = fs_base;
1099 if (unlikely(gs_base != host->gs_base)) {
1100 vmcs_writel(HOST_GS_BASE, gs_base);
1101 host->gs_base = gs_base;
1105 void vmx_prepare_switch_to_guest(struct kvm_vcpu *vcpu)
1107 struct vcpu_vmx *vmx = to_vmx(vcpu);
1108 struct vmcs_host_state *host_state;
1109 #ifdef CONFIG_X86_64
1110 int cpu = raw_smp_processor_id();
1112 unsigned long fs_base, gs_base;
1116 vmx->req_immediate_exit = false;
1119 * Note that guest MSRs to be saved/restored can also be changed
1120 * when guest state is loaded. This happens when guest transitions
1121 * to/from long-mode by setting MSR_EFER.LMA.
1123 if (!vmx->guest_uret_msrs_loaded) {
1124 vmx->guest_uret_msrs_loaded = true;
1125 for (i = 0; i < kvm_nr_uret_msrs; ++i) {
1126 if (!vmx->guest_uret_msrs[i].load_into_hardware)
1129 kvm_set_user_return_msr(i,
1130 vmx->guest_uret_msrs[i].data,
1131 vmx->guest_uret_msrs[i].mask);
1135 if (vmx->nested.need_vmcs12_to_shadow_sync)
1136 nested_sync_vmcs12_to_shadow(vcpu);
1138 if (vmx->guest_state_loaded)
1141 host_state = &vmx->loaded_vmcs->host_state;
1144 * Set host fs and gs selectors. Unfortunately, 22.2.3 does not
1145 * allow segment selectors with cpl > 0 or ti == 1.
1147 host_state->ldt_sel = kvm_read_ldt();
1149 #ifdef CONFIG_X86_64
1150 savesegment(ds, host_state->ds_sel);
1151 savesegment(es, host_state->es_sel);
1153 gs_base = cpu_kernelmode_gs_base(cpu);
1154 if (likely(is_64bit_mm(current->mm))) {
1155 current_save_fsgs();
1156 fs_sel = current->thread.fsindex;
1157 gs_sel = current->thread.gsindex;
1158 fs_base = current->thread.fsbase;
1159 vmx->msr_host_kernel_gs_base = current->thread.gsbase;
1161 savesegment(fs, fs_sel);
1162 savesegment(gs, gs_sel);
1163 fs_base = read_msr(MSR_FS_BASE);
1164 vmx->msr_host_kernel_gs_base = read_msr(MSR_KERNEL_GS_BASE);
1167 wrmsrl(MSR_KERNEL_GS_BASE, vmx->msr_guest_kernel_gs_base);
1169 savesegment(fs, fs_sel);
1170 savesegment(gs, gs_sel);
1171 fs_base = segment_base(fs_sel);
1172 gs_base = segment_base(gs_sel);
1175 vmx_set_host_fs_gs(host_state, fs_sel, gs_sel, fs_base, gs_base);
1176 vmx->guest_state_loaded = true;
1179 static void vmx_prepare_switch_to_host(struct vcpu_vmx *vmx)
1181 struct vmcs_host_state *host_state;
1183 if (!vmx->guest_state_loaded)
1186 host_state = &vmx->loaded_vmcs->host_state;
1188 ++vmx->vcpu.stat.host_state_reload;
1190 #ifdef CONFIG_X86_64
1191 rdmsrl(MSR_KERNEL_GS_BASE, vmx->msr_guest_kernel_gs_base);
1193 if (host_state->ldt_sel || (host_state->gs_sel & 7)) {
1194 kvm_load_ldt(host_state->ldt_sel);
1195 #ifdef CONFIG_X86_64
1196 load_gs_index(host_state->gs_sel);
1198 loadsegment(gs, host_state->gs_sel);
1201 if (host_state->fs_sel & 7)
1202 loadsegment(fs, host_state->fs_sel);
1203 #ifdef CONFIG_X86_64
1204 if (unlikely(host_state->ds_sel | host_state->es_sel)) {
1205 loadsegment(ds, host_state->ds_sel);
1206 loadsegment(es, host_state->es_sel);
1209 invalidate_tss_limit();
1210 #ifdef CONFIG_X86_64
1211 wrmsrl(MSR_KERNEL_GS_BASE, vmx->msr_host_kernel_gs_base);
1213 load_fixmap_gdt(raw_smp_processor_id());
1214 vmx->guest_state_loaded = false;
1215 vmx->guest_uret_msrs_loaded = false;
1218 #ifdef CONFIG_X86_64
1219 static u64 vmx_read_guest_kernel_gs_base(struct vcpu_vmx *vmx)
1222 if (vmx->guest_state_loaded)
1223 rdmsrl(MSR_KERNEL_GS_BASE, vmx->msr_guest_kernel_gs_base);
1225 return vmx->msr_guest_kernel_gs_base;
1228 static void vmx_write_guest_kernel_gs_base(struct vcpu_vmx *vmx, u64 data)
1231 if (vmx->guest_state_loaded)
1232 wrmsrl(MSR_KERNEL_GS_BASE, data);
1234 vmx->msr_guest_kernel_gs_base = data;
1238 void vmx_vcpu_load_vmcs(struct kvm_vcpu *vcpu, int cpu,
1239 struct loaded_vmcs *buddy)
1241 struct vcpu_vmx *vmx = to_vmx(vcpu);
1242 bool already_loaded = vmx->loaded_vmcs->cpu == cpu;
1245 if (!already_loaded) {
1246 loaded_vmcs_clear(vmx->loaded_vmcs);
1247 local_irq_disable();
1250 * Ensure loaded_vmcs->cpu is read before adding loaded_vmcs to
1251 * this cpu's percpu list, otherwise it may not yet be deleted
1252 * from its previous cpu's percpu list. Pairs with the
1253 * smb_wmb() in __loaded_vmcs_clear().
1257 list_add(&vmx->loaded_vmcs->loaded_vmcss_on_cpu_link,
1258 &per_cpu(loaded_vmcss_on_cpu, cpu));
1262 prev = per_cpu(current_vmcs, cpu);
1263 if (prev != vmx->loaded_vmcs->vmcs) {
1264 per_cpu(current_vmcs, cpu) = vmx->loaded_vmcs->vmcs;
1265 vmcs_load(vmx->loaded_vmcs->vmcs);
1268 * No indirect branch prediction barrier needed when switching
1269 * the active VMCS within a guest, e.g. on nested VM-Enter.
1270 * The L1 VMM can protect itself with retpolines, IBPB or IBRS.
1272 if (!buddy || WARN_ON_ONCE(buddy->vmcs != prev))
1273 indirect_branch_prediction_barrier();
1276 if (!already_loaded) {
1277 void *gdt = get_current_gdt_ro();
1280 * Flush all EPTP/VPID contexts, the new pCPU may have stale
1281 * TLB entries from its previous association with the vCPU.
1283 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
1286 * Linux uses per-cpu TSS and GDT, so set these when switching
1287 * processors. See 22.2.4.
1289 vmcs_writel(HOST_TR_BASE,
1290 (unsigned long)&get_cpu_entry_area(cpu)->tss.x86_tss);
1291 vmcs_writel(HOST_GDTR_BASE, (unsigned long)gdt); /* 22.2.4 */
1293 if (IS_ENABLED(CONFIG_IA32_EMULATION) || IS_ENABLED(CONFIG_X86_32)) {
1295 vmcs_writel(HOST_IA32_SYSENTER_ESP,
1296 (unsigned long)(cpu_entry_stack(cpu) + 1));
1299 vmx->loaded_vmcs->cpu = cpu;
1304 * Switches to specified vcpu, until a matching vcpu_put(), but assumes
1305 * vcpu mutex is already taken.
1307 static void vmx_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
1309 struct vcpu_vmx *vmx = to_vmx(vcpu);
1311 vmx_vcpu_load_vmcs(vcpu, cpu, NULL);
1313 vmx_vcpu_pi_load(vcpu, cpu);
1315 vmx->host_debugctlmsr = get_debugctlmsr();
1318 static void vmx_vcpu_put(struct kvm_vcpu *vcpu)
1320 vmx_vcpu_pi_put(vcpu);
1322 vmx_prepare_switch_to_host(to_vmx(vcpu));
1325 bool vmx_emulation_required(struct kvm_vcpu *vcpu)
1327 return emulate_invalid_guest_state && !vmx_guest_state_valid(vcpu);
1330 unsigned long vmx_get_rflags(struct kvm_vcpu *vcpu)
1332 struct vcpu_vmx *vmx = to_vmx(vcpu);
1333 unsigned long rflags, save_rflags;
1335 if (!kvm_register_is_available(vcpu, VCPU_EXREG_RFLAGS)) {
1336 kvm_register_mark_available(vcpu, VCPU_EXREG_RFLAGS);
1337 rflags = vmcs_readl(GUEST_RFLAGS);
1338 if (vmx->rmode.vm86_active) {
1339 rflags &= RMODE_GUEST_OWNED_EFLAGS_BITS;
1340 save_rflags = vmx->rmode.save_rflags;
1341 rflags |= save_rflags & ~RMODE_GUEST_OWNED_EFLAGS_BITS;
1343 vmx->rflags = rflags;
1348 void vmx_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
1350 struct vcpu_vmx *vmx = to_vmx(vcpu);
1351 unsigned long old_rflags;
1353 if (is_unrestricted_guest(vcpu)) {
1354 kvm_register_mark_available(vcpu, VCPU_EXREG_RFLAGS);
1355 vmx->rflags = rflags;
1356 vmcs_writel(GUEST_RFLAGS, rflags);
1360 old_rflags = vmx_get_rflags(vcpu);
1361 vmx->rflags = rflags;
1362 if (vmx->rmode.vm86_active) {
1363 vmx->rmode.save_rflags = rflags;
1364 rflags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
1366 vmcs_writel(GUEST_RFLAGS, rflags);
1368 if ((old_rflags ^ vmx->rflags) & X86_EFLAGS_VM)
1369 vmx->emulation_required = vmx_emulation_required(vcpu);
1372 static bool vmx_get_if_flag(struct kvm_vcpu *vcpu)
1374 return vmx_get_rflags(vcpu) & X86_EFLAGS_IF;
1377 u32 vmx_get_interrupt_shadow(struct kvm_vcpu *vcpu)
1379 u32 interruptibility = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
1382 if (interruptibility & GUEST_INTR_STATE_STI)
1383 ret |= KVM_X86_SHADOW_INT_STI;
1384 if (interruptibility & GUEST_INTR_STATE_MOV_SS)
1385 ret |= KVM_X86_SHADOW_INT_MOV_SS;
1390 void vmx_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
1392 u32 interruptibility_old = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
1393 u32 interruptibility = interruptibility_old;
1395 interruptibility &= ~(GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS);
1397 if (mask & KVM_X86_SHADOW_INT_MOV_SS)
1398 interruptibility |= GUEST_INTR_STATE_MOV_SS;
1399 else if (mask & KVM_X86_SHADOW_INT_STI)
1400 interruptibility |= GUEST_INTR_STATE_STI;
1402 if ((interruptibility != interruptibility_old))
1403 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, interruptibility);
1406 static int vmx_rtit_ctl_check(struct kvm_vcpu *vcpu, u64 data)
1408 struct vcpu_vmx *vmx = to_vmx(vcpu);
1409 unsigned long value;
1412 * Any MSR write that attempts to change bits marked reserved will
1415 if (data & vmx->pt_desc.ctl_bitmask)
1419 * Any attempt to modify IA32_RTIT_CTL while TraceEn is set will
1420 * result in a #GP unless the same write also clears TraceEn.
1422 if ((vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN) &&
1423 ((vmx->pt_desc.guest.ctl ^ data) & ~RTIT_CTL_TRACEEN))
1427 * WRMSR to IA32_RTIT_CTL that sets TraceEn but clears this bit
1428 * and FabricEn would cause #GP, if
1429 * CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] = 0
1431 if ((data & RTIT_CTL_TRACEEN) && !(data & RTIT_CTL_TOPA) &&
1432 !(data & RTIT_CTL_FABRIC_EN) &&
1433 !intel_pt_validate_cap(vmx->pt_desc.caps,
1434 PT_CAP_single_range_output))
1438 * MTCFreq, CycThresh and PSBFreq encodings check, any MSR write that
1439 * utilize encodings marked reserved will cause a #GP fault.
1441 value = intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_mtc_periods);
1442 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_mtc) &&
1443 !test_bit((data & RTIT_CTL_MTC_RANGE) >>
1444 RTIT_CTL_MTC_RANGE_OFFSET, &value))
1446 value = intel_pt_validate_cap(vmx->pt_desc.caps,
1447 PT_CAP_cycle_thresholds);
1448 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_psb_cyc) &&
1449 !test_bit((data & RTIT_CTL_CYC_THRESH) >>
1450 RTIT_CTL_CYC_THRESH_OFFSET, &value))
1452 value = intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_psb_periods);
1453 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_psb_cyc) &&
1454 !test_bit((data & RTIT_CTL_PSB_FREQ) >>
1455 RTIT_CTL_PSB_FREQ_OFFSET, &value))
1459 * If ADDRx_CFG is reserved or the encodings is >2 will
1460 * cause a #GP fault.
1462 value = (data & RTIT_CTL_ADDR0) >> RTIT_CTL_ADDR0_OFFSET;
1463 if ((value && (vmx->pt_desc.num_address_ranges < 1)) || (value > 2))
1465 value = (data & RTIT_CTL_ADDR1) >> RTIT_CTL_ADDR1_OFFSET;
1466 if ((value && (vmx->pt_desc.num_address_ranges < 2)) || (value > 2))
1468 value = (data & RTIT_CTL_ADDR2) >> RTIT_CTL_ADDR2_OFFSET;
1469 if ((value && (vmx->pt_desc.num_address_ranges < 3)) || (value > 2))
1471 value = (data & RTIT_CTL_ADDR3) >> RTIT_CTL_ADDR3_OFFSET;
1472 if ((value && (vmx->pt_desc.num_address_ranges < 4)) || (value > 2))
1478 static bool vmx_can_emulate_instruction(struct kvm_vcpu *vcpu, int emul_type,
1479 void *insn, int insn_len)
1482 * Emulation of instructions in SGX enclaves is impossible as RIP does
1483 * not point at the failing instruction, and even if it did, the code
1484 * stream is inaccessible. Inject #UD instead of exiting to userspace
1485 * so that guest userspace can't DoS the guest simply by triggering
1486 * emulation (enclaves are CPL3 only).
1488 if (to_vmx(vcpu)->exit_reason.enclave_mode) {
1489 kvm_queue_exception(vcpu, UD_VECTOR);
1495 static int skip_emulated_instruction(struct kvm_vcpu *vcpu)
1497 union vmx_exit_reason exit_reason = to_vmx(vcpu)->exit_reason;
1498 unsigned long rip, orig_rip;
1502 * Using VMCS.VM_EXIT_INSTRUCTION_LEN on EPT misconfig depends on
1503 * undefined behavior: Intel's SDM doesn't mandate the VMCS field be
1504 * set when EPT misconfig occurs. In practice, real hardware updates
1505 * VM_EXIT_INSTRUCTION_LEN on EPT misconfig, but other hypervisors
1506 * (namely Hyper-V) don't set it due to it being undefined behavior,
1507 * i.e. we end up advancing IP with some random value.
1509 if (!static_cpu_has(X86_FEATURE_HYPERVISOR) ||
1510 exit_reason.basic != EXIT_REASON_EPT_MISCONFIG) {
1511 instr_len = vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
1514 * Emulating an enclave's instructions isn't supported as KVM
1515 * cannot access the enclave's memory or its true RIP, e.g. the
1516 * vmcs.GUEST_RIP points at the exit point of the enclave, not
1517 * the RIP that actually triggered the VM-Exit. But, because
1518 * most instructions that cause VM-Exit will #UD in an enclave,
1519 * most instruction-based VM-Exits simply do not occur.
1521 * There are a few exceptions, notably the debug instructions
1522 * INT1ICEBRK and INT3, as they are allowed in debug enclaves
1523 * and generate #DB/#BP as expected, which KVM might intercept.
1524 * But again, the CPU does the dirty work and saves an instr
1525 * length of zero so VMMs don't shoot themselves in the foot.
1526 * WARN if KVM tries to skip a non-zero length instruction on
1527 * a VM-Exit from an enclave.
1532 WARN(exit_reason.enclave_mode,
1533 "KVM: skipping instruction after SGX enclave VM-Exit");
1535 orig_rip = kvm_rip_read(vcpu);
1536 rip = orig_rip + instr_len;
1537 #ifdef CONFIG_X86_64
1539 * We need to mask out the high 32 bits of RIP if not in 64-bit
1540 * mode, but just finding out that we are in 64-bit mode is
1541 * quite expensive. Only do it if there was a carry.
1543 if (unlikely(((rip ^ orig_rip) >> 31) == 3) && !is_64_bit_mode(vcpu))
1546 kvm_rip_write(vcpu, rip);
1548 if (!kvm_emulate_instruction(vcpu, EMULTYPE_SKIP))
1553 /* skipping an emulated instruction also counts */
1554 vmx_set_interrupt_shadow(vcpu, 0);
1560 * Recognizes a pending MTF VM-exit and records the nested state for later
1563 static void vmx_update_emulated_instruction(struct kvm_vcpu *vcpu)
1565 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
1566 struct vcpu_vmx *vmx = to_vmx(vcpu);
1568 if (!is_guest_mode(vcpu))
1572 * Per the SDM, MTF takes priority over debug-trap exceptions besides
1573 * T-bit traps. As instruction emulation is completed (i.e. at the
1574 * instruction boundary), any #DB exception pending delivery must be a
1575 * debug-trap. Record the pending MTF state to be delivered in
1576 * vmx_check_nested_events().
1578 if (nested_cpu_has_mtf(vmcs12) &&
1579 (!vcpu->arch.exception.pending ||
1580 vcpu->arch.exception.nr == DB_VECTOR))
1581 vmx->nested.mtf_pending = true;
1583 vmx->nested.mtf_pending = false;
1586 static int vmx_skip_emulated_instruction(struct kvm_vcpu *vcpu)
1588 vmx_update_emulated_instruction(vcpu);
1589 return skip_emulated_instruction(vcpu);
1592 static void vmx_clear_hlt(struct kvm_vcpu *vcpu)
1595 * Ensure that we clear the HLT state in the VMCS. We don't need to
1596 * explicitly skip the instruction because if the HLT state is set,
1597 * then the instruction is already executing and RIP has already been
1600 if (kvm_hlt_in_guest(vcpu->kvm) &&
1601 vmcs_read32(GUEST_ACTIVITY_STATE) == GUEST_ACTIVITY_HLT)
1602 vmcs_write32(GUEST_ACTIVITY_STATE, GUEST_ACTIVITY_ACTIVE);
1605 static void vmx_queue_exception(struct kvm_vcpu *vcpu)
1607 struct vcpu_vmx *vmx = to_vmx(vcpu);
1608 unsigned nr = vcpu->arch.exception.nr;
1609 bool has_error_code = vcpu->arch.exception.has_error_code;
1610 u32 error_code = vcpu->arch.exception.error_code;
1611 u32 intr_info = nr | INTR_INFO_VALID_MASK;
1613 kvm_deliver_exception_payload(vcpu);
1615 if (has_error_code) {
1616 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE, error_code);
1617 intr_info |= INTR_INFO_DELIVER_CODE_MASK;
1620 if (vmx->rmode.vm86_active) {
1622 if (kvm_exception_is_soft(nr))
1623 inc_eip = vcpu->arch.event_exit_inst_len;
1624 kvm_inject_realmode_interrupt(vcpu, nr, inc_eip);
1628 WARN_ON_ONCE(vmx->emulation_required);
1630 if (kvm_exception_is_soft(nr)) {
1631 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN,
1632 vmx->vcpu.arch.event_exit_inst_len);
1633 intr_info |= INTR_TYPE_SOFT_EXCEPTION;
1635 intr_info |= INTR_TYPE_HARD_EXCEPTION;
1637 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr_info);
1639 vmx_clear_hlt(vcpu);
1642 static void vmx_setup_uret_msr(struct vcpu_vmx *vmx, unsigned int msr,
1643 bool load_into_hardware)
1645 struct vmx_uret_msr *uret_msr;
1647 uret_msr = vmx_find_uret_msr(vmx, msr);
1651 uret_msr->load_into_hardware = load_into_hardware;
1655 * Configuring user return MSRs to automatically save, load, and restore MSRs
1656 * that need to be shoved into hardware when running the guest. Note, omitting
1657 * an MSR here does _NOT_ mean it's not emulated, only that it will not be
1658 * loaded into hardware when running the guest.
1660 static void vmx_setup_uret_msrs(struct vcpu_vmx *vmx)
1662 #ifdef CONFIG_X86_64
1663 bool load_syscall_msrs;
1666 * The SYSCALL MSRs are only needed on long mode guests, and only
1667 * when EFER.SCE is set.
1669 load_syscall_msrs = is_long_mode(&vmx->vcpu) &&
1670 (vmx->vcpu.arch.efer & EFER_SCE);
1672 vmx_setup_uret_msr(vmx, MSR_STAR, load_syscall_msrs);
1673 vmx_setup_uret_msr(vmx, MSR_LSTAR, load_syscall_msrs);
1674 vmx_setup_uret_msr(vmx, MSR_SYSCALL_MASK, load_syscall_msrs);
1676 vmx_setup_uret_msr(vmx, MSR_EFER, update_transition_efer(vmx));
1678 vmx_setup_uret_msr(vmx, MSR_TSC_AUX,
1679 guest_cpuid_has(&vmx->vcpu, X86_FEATURE_RDTSCP) ||
1680 guest_cpuid_has(&vmx->vcpu, X86_FEATURE_RDPID));
1683 * hle=0, rtm=0, tsx_ctrl=1 can be found with some combinations of new
1684 * kernel and old userspace. If those guests run on a tsx=off host, do
1685 * allow guests to use TSX_CTRL, but don't change the value in hardware
1686 * so that TSX remains always disabled.
1688 vmx_setup_uret_msr(vmx, MSR_IA32_TSX_CTRL, boot_cpu_has(X86_FEATURE_RTM));
1691 * The set of MSRs to load may have changed, reload MSRs before the
1694 vmx->guest_uret_msrs_loaded = false;
1697 u64 vmx_get_l2_tsc_offset(struct kvm_vcpu *vcpu)
1699 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
1701 if (nested_cpu_has(vmcs12, CPU_BASED_USE_TSC_OFFSETTING))
1702 return vmcs12->tsc_offset;
1707 u64 vmx_get_l2_tsc_multiplier(struct kvm_vcpu *vcpu)
1709 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
1711 if (nested_cpu_has(vmcs12, CPU_BASED_USE_TSC_OFFSETTING) &&
1712 nested_cpu_has2(vmcs12, SECONDARY_EXEC_TSC_SCALING))
1713 return vmcs12->tsc_multiplier;
1715 return kvm_default_tsc_scaling_ratio;
1718 static void vmx_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset)
1720 vmcs_write64(TSC_OFFSET, offset);
1723 static void vmx_write_tsc_multiplier(struct kvm_vcpu *vcpu, u64 multiplier)
1725 vmcs_write64(TSC_MULTIPLIER, multiplier);
1729 * nested_vmx_allowed() checks whether a guest should be allowed to use VMX
1730 * instructions and MSRs (i.e., nested VMX). Nested VMX is disabled for
1731 * all guests if the "nested" module option is off, and can also be disabled
1732 * for a single guest by disabling its VMX cpuid bit.
1734 bool nested_vmx_allowed(struct kvm_vcpu *vcpu)
1736 return nested && guest_cpuid_has(vcpu, X86_FEATURE_VMX);
1739 static inline bool vmx_feature_control_msr_valid(struct kvm_vcpu *vcpu,
1742 uint64_t valid_bits = to_vmx(vcpu)->msr_ia32_feature_control_valid_bits;
1744 return !(val & ~valid_bits);
1747 static int vmx_get_msr_feature(struct kvm_msr_entry *msr)
1749 switch (msr->index) {
1750 case MSR_IA32_VMX_BASIC ... MSR_IA32_VMX_VMFUNC:
1753 return vmx_get_vmx_msr(&vmcs_config.nested, msr->index, &msr->data);
1754 case MSR_IA32_PERF_CAPABILITIES:
1755 msr->data = vmx_get_perf_capabilities();
1758 return KVM_MSR_RET_INVALID;
1763 * Reads an msr value (of 'msr_info->index') into 'msr_info->data'.
1764 * Returns 0 on success, non-0 otherwise.
1765 * Assumes vcpu_load() was already called.
1767 static int vmx_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
1769 struct vcpu_vmx *vmx = to_vmx(vcpu);
1770 struct vmx_uret_msr *msr;
1773 switch (msr_info->index) {
1774 #ifdef CONFIG_X86_64
1776 msr_info->data = vmcs_readl(GUEST_FS_BASE);
1779 msr_info->data = vmcs_readl(GUEST_GS_BASE);
1781 case MSR_KERNEL_GS_BASE:
1782 msr_info->data = vmx_read_guest_kernel_gs_base(vmx);
1786 return kvm_get_msr_common(vcpu, msr_info);
1787 case MSR_IA32_TSX_CTRL:
1788 if (!msr_info->host_initiated &&
1789 !(vcpu->arch.arch_capabilities & ARCH_CAP_TSX_CTRL_MSR))
1792 case MSR_IA32_UMWAIT_CONTROL:
1793 if (!msr_info->host_initiated && !vmx_has_waitpkg(vmx))
1796 msr_info->data = vmx->msr_ia32_umwait_control;
1798 case MSR_IA32_SPEC_CTRL:
1799 if (!msr_info->host_initiated &&
1800 !guest_has_spec_ctrl_msr(vcpu))
1803 msr_info->data = to_vmx(vcpu)->spec_ctrl;
1805 case MSR_IA32_SYSENTER_CS:
1806 msr_info->data = vmcs_read32(GUEST_SYSENTER_CS);
1808 case MSR_IA32_SYSENTER_EIP:
1809 msr_info->data = vmcs_readl(GUEST_SYSENTER_EIP);
1811 case MSR_IA32_SYSENTER_ESP:
1812 msr_info->data = vmcs_readl(GUEST_SYSENTER_ESP);
1814 case MSR_IA32_BNDCFGS:
1815 if (!kvm_mpx_supported() ||
1816 (!msr_info->host_initiated &&
1817 !guest_cpuid_has(vcpu, X86_FEATURE_MPX)))
1819 msr_info->data = vmcs_read64(GUEST_BNDCFGS);
1821 case MSR_IA32_MCG_EXT_CTL:
1822 if (!msr_info->host_initiated &&
1823 !(vmx->msr_ia32_feature_control &
1824 FEAT_CTL_LMCE_ENABLED))
1826 msr_info->data = vcpu->arch.mcg_ext_ctl;
1828 case MSR_IA32_FEAT_CTL:
1829 msr_info->data = vmx->msr_ia32_feature_control;
1831 case MSR_IA32_SGXLEPUBKEYHASH0 ... MSR_IA32_SGXLEPUBKEYHASH3:
1832 if (!msr_info->host_initiated &&
1833 !guest_cpuid_has(vcpu, X86_FEATURE_SGX_LC))
1835 msr_info->data = to_vmx(vcpu)->msr_ia32_sgxlepubkeyhash
1836 [msr_info->index - MSR_IA32_SGXLEPUBKEYHASH0];
1838 case MSR_IA32_VMX_BASIC ... MSR_IA32_VMX_VMFUNC:
1839 if (!nested_vmx_allowed(vcpu))
1841 if (vmx_get_vmx_msr(&vmx->nested.msrs, msr_info->index,
1845 * Enlightened VMCS v1 doesn't have certain VMCS fields but
1846 * instead of just ignoring the features, different Hyper-V
1847 * versions are either trying to use them and fail or do some
1848 * sanity checking and refuse to boot. Filter all unsupported
1851 if (!msr_info->host_initiated &&
1852 vmx->nested.enlightened_vmcs_enabled)
1853 nested_evmcs_filter_control_msr(msr_info->index,
1856 case MSR_IA32_RTIT_CTL:
1857 if (!vmx_pt_mode_is_host_guest())
1859 msr_info->data = vmx->pt_desc.guest.ctl;
1861 case MSR_IA32_RTIT_STATUS:
1862 if (!vmx_pt_mode_is_host_guest())
1864 msr_info->data = vmx->pt_desc.guest.status;
1866 case MSR_IA32_RTIT_CR3_MATCH:
1867 if (!vmx_pt_mode_is_host_guest() ||
1868 !intel_pt_validate_cap(vmx->pt_desc.caps,
1869 PT_CAP_cr3_filtering))
1871 msr_info->data = vmx->pt_desc.guest.cr3_match;
1873 case MSR_IA32_RTIT_OUTPUT_BASE:
1874 if (!vmx_pt_mode_is_host_guest() ||
1875 (!intel_pt_validate_cap(vmx->pt_desc.caps,
1876 PT_CAP_topa_output) &&
1877 !intel_pt_validate_cap(vmx->pt_desc.caps,
1878 PT_CAP_single_range_output)))
1880 msr_info->data = vmx->pt_desc.guest.output_base;
1882 case MSR_IA32_RTIT_OUTPUT_MASK:
1883 if (!vmx_pt_mode_is_host_guest() ||
1884 (!intel_pt_validate_cap(vmx->pt_desc.caps,
1885 PT_CAP_topa_output) &&
1886 !intel_pt_validate_cap(vmx->pt_desc.caps,
1887 PT_CAP_single_range_output)))
1889 msr_info->data = vmx->pt_desc.guest.output_mask;
1891 case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B:
1892 index = msr_info->index - MSR_IA32_RTIT_ADDR0_A;
1893 if (!vmx_pt_mode_is_host_guest() ||
1894 (index >= 2 * vmx->pt_desc.num_address_ranges))
1897 msr_info->data = vmx->pt_desc.guest.addr_b[index / 2];
1899 msr_info->data = vmx->pt_desc.guest.addr_a[index / 2];
1901 case MSR_IA32_DEBUGCTLMSR:
1902 msr_info->data = vmcs_read64(GUEST_IA32_DEBUGCTL);
1906 msr = vmx_find_uret_msr(vmx, msr_info->index);
1908 msr_info->data = msr->data;
1911 return kvm_get_msr_common(vcpu, msr_info);
1917 static u64 nested_vmx_truncate_sysenter_addr(struct kvm_vcpu *vcpu,
1920 #ifdef CONFIG_X86_64
1921 if (!guest_cpuid_has(vcpu, X86_FEATURE_LM))
1924 return (unsigned long)data;
1927 static u64 vcpu_supported_debugctl(struct kvm_vcpu *vcpu)
1929 u64 debugctl = vmx_supported_debugctl();
1931 if (!intel_pmu_lbr_is_enabled(vcpu))
1932 debugctl &= ~DEBUGCTLMSR_LBR_MASK;
1934 if (!guest_cpuid_has(vcpu, X86_FEATURE_BUS_LOCK_DETECT))
1935 debugctl &= ~DEBUGCTLMSR_BUS_LOCK_DETECT;
1941 * Writes msr value into the appropriate "register".
1942 * Returns 0 on success, non-0 otherwise.
1943 * Assumes vcpu_load() was already called.
1945 static int vmx_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
1947 struct vcpu_vmx *vmx = to_vmx(vcpu);
1948 struct vmx_uret_msr *msr;
1950 u32 msr_index = msr_info->index;
1951 u64 data = msr_info->data;
1954 switch (msr_index) {
1956 ret = kvm_set_msr_common(vcpu, msr_info);
1958 #ifdef CONFIG_X86_64
1960 vmx_segment_cache_clear(vmx);
1961 vmcs_writel(GUEST_FS_BASE, data);
1964 vmx_segment_cache_clear(vmx);
1965 vmcs_writel(GUEST_GS_BASE, data);
1967 case MSR_KERNEL_GS_BASE:
1968 vmx_write_guest_kernel_gs_base(vmx, data);
1971 ret = kvm_set_msr_common(vcpu, msr_info);
1973 * Always intercepting WRMSR could incur non-negligible
1974 * overhead given xfd might be changed frequently in
1975 * guest context switch. Disable write interception
1976 * upon the first write with a non-zero value (indicating
1977 * potential usage on dynamic xfeatures). Also update
1978 * exception bitmap to trap #NM for proper virtualization
1982 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_XFD,
1984 vcpu->arch.xfd_no_write_intercept = true;
1985 vmx_update_exception_bitmap(vcpu);
1989 case MSR_IA32_SYSENTER_CS:
1990 if (is_guest_mode(vcpu))
1991 get_vmcs12(vcpu)->guest_sysenter_cs = data;
1992 vmcs_write32(GUEST_SYSENTER_CS, data);
1994 case MSR_IA32_SYSENTER_EIP:
1995 if (is_guest_mode(vcpu)) {
1996 data = nested_vmx_truncate_sysenter_addr(vcpu, data);
1997 get_vmcs12(vcpu)->guest_sysenter_eip = data;
1999 vmcs_writel(GUEST_SYSENTER_EIP, data);
2001 case MSR_IA32_SYSENTER_ESP:
2002 if (is_guest_mode(vcpu)) {
2003 data = nested_vmx_truncate_sysenter_addr(vcpu, data);
2004 get_vmcs12(vcpu)->guest_sysenter_esp = data;
2006 vmcs_writel(GUEST_SYSENTER_ESP, data);
2008 case MSR_IA32_DEBUGCTLMSR: {
2009 u64 invalid = data & ~vcpu_supported_debugctl(vcpu);
2010 if (invalid & (DEBUGCTLMSR_BTF|DEBUGCTLMSR_LBR)) {
2011 if (report_ignored_msrs)
2012 vcpu_unimpl(vcpu, "%s: BTF|LBR in IA32_DEBUGCTLMSR 0x%llx, nop\n",
2014 data &= ~(DEBUGCTLMSR_BTF|DEBUGCTLMSR_LBR);
2015 invalid &= ~(DEBUGCTLMSR_BTF|DEBUGCTLMSR_LBR);
2021 if (is_guest_mode(vcpu) && get_vmcs12(vcpu)->vm_exit_controls &
2022 VM_EXIT_SAVE_DEBUG_CONTROLS)
2023 get_vmcs12(vcpu)->guest_ia32_debugctl = data;
2025 vmcs_write64(GUEST_IA32_DEBUGCTL, data);
2026 if (intel_pmu_lbr_is_enabled(vcpu) && !to_vmx(vcpu)->lbr_desc.event &&
2027 (data & DEBUGCTLMSR_LBR))
2028 intel_pmu_create_guest_lbr_event(vcpu);
2031 case MSR_IA32_BNDCFGS:
2032 if (!kvm_mpx_supported() ||
2033 (!msr_info->host_initiated &&
2034 !guest_cpuid_has(vcpu, X86_FEATURE_MPX)))
2036 if (is_noncanonical_address(data & PAGE_MASK, vcpu) ||
2037 (data & MSR_IA32_BNDCFGS_RSVD))
2039 vmcs_write64(GUEST_BNDCFGS, data);
2041 case MSR_IA32_UMWAIT_CONTROL:
2042 if (!msr_info->host_initiated && !vmx_has_waitpkg(vmx))
2045 /* The reserved bit 1 and non-32 bit [63:32] should be zero */
2046 if (data & (BIT_ULL(1) | GENMASK_ULL(63, 32)))
2049 vmx->msr_ia32_umwait_control = data;
2051 case MSR_IA32_SPEC_CTRL:
2052 if (!msr_info->host_initiated &&
2053 !guest_has_spec_ctrl_msr(vcpu))
2056 if (kvm_spec_ctrl_test_value(data))
2059 vmx->spec_ctrl = data;
2065 * When it's written (to non-zero) for the first time, pass
2069 * The handling of the MSR bitmap for L2 guests is done in
2070 * nested_vmx_prepare_msr_bitmap. We should not touch the
2071 * vmcs02.msr_bitmap here since it gets completely overwritten
2072 * in the merging. We update the vmcs01 here for L1 as well
2073 * since it will end up touching the MSR anyway now.
2075 vmx_disable_intercept_for_msr(vcpu,
2079 case MSR_IA32_TSX_CTRL:
2080 if (!msr_info->host_initiated &&
2081 !(vcpu->arch.arch_capabilities & ARCH_CAP_TSX_CTRL_MSR))
2083 if (data & ~(TSX_CTRL_RTM_DISABLE | TSX_CTRL_CPUID_CLEAR))
2086 case MSR_IA32_PRED_CMD:
2087 if (!msr_info->host_initiated &&
2088 !guest_has_pred_cmd_msr(vcpu))
2091 if (data & ~PRED_CMD_IBPB)
2093 if (!boot_cpu_has(X86_FEATURE_IBPB))
2098 wrmsrl(MSR_IA32_PRED_CMD, PRED_CMD_IBPB);
2102 * When it's written (to non-zero) for the first time, pass
2106 * The handling of the MSR bitmap for L2 guests is done in
2107 * nested_vmx_prepare_msr_bitmap. We should not touch the
2108 * vmcs02.msr_bitmap here since it gets completely overwritten
2111 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_PRED_CMD, MSR_TYPE_W);
2113 case MSR_IA32_CR_PAT:
2114 if (!kvm_pat_valid(data))
2117 if (is_guest_mode(vcpu) &&
2118 get_vmcs12(vcpu)->vm_exit_controls & VM_EXIT_SAVE_IA32_PAT)
2119 get_vmcs12(vcpu)->guest_ia32_pat = data;
2121 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {
2122 vmcs_write64(GUEST_IA32_PAT, data);
2123 vcpu->arch.pat = data;
2126 ret = kvm_set_msr_common(vcpu, msr_info);
2128 case MSR_IA32_MCG_EXT_CTL:
2129 if ((!msr_info->host_initiated &&
2130 !(to_vmx(vcpu)->msr_ia32_feature_control &
2131 FEAT_CTL_LMCE_ENABLED)) ||
2132 (data & ~MCG_EXT_CTL_LMCE_EN))
2134 vcpu->arch.mcg_ext_ctl = data;
2136 case MSR_IA32_FEAT_CTL:
2137 if (!vmx_feature_control_msr_valid(vcpu, data) ||
2138 (to_vmx(vcpu)->msr_ia32_feature_control &
2139 FEAT_CTL_LOCKED && !msr_info->host_initiated))
2141 vmx->msr_ia32_feature_control = data;
2142 if (msr_info->host_initiated && data == 0)
2143 vmx_leave_nested(vcpu);
2145 /* SGX may be enabled/disabled by guest's firmware */
2146 vmx_write_encls_bitmap(vcpu, NULL);
2148 case MSR_IA32_SGXLEPUBKEYHASH0 ... MSR_IA32_SGXLEPUBKEYHASH3:
2150 * On real hardware, the LE hash MSRs are writable before
2151 * the firmware sets bit 0 in MSR 0x7a ("activating" SGX),
2152 * at which point SGX related bits in IA32_FEATURE_CONTROL
2155 * KVM does not emulate SGX activation for simplicity, so
2156 * allow writes to the LE hash MSRs if IA32_FEATURE_CONTROL
2157 * is unlocked. This is technically not architectural
2158 * behavior, but it's close enough.
2160 if (!msr_info->host_initiated &&
2161 (!guest_cpuid_has(vcpu, X86_FEATURE_SGX_LC) ||
2162 ((vmx->msr_ia32_feature_control & FEAT_CTL_LOCKED) &&
2163 !(vmx->msr_ia32_feature_control & FEAT_CTL_SGX_LC_ENABLED))))
2165 vmx->msr_ia32_sgxlepubkeyhash
2166 [msr_index - MSR_IA32_SGXLEPUBKEYHASH0] = data;
2168 case MSR_IA32_VMX_BASIC ... MSR_IA32_VMX_VMFUNC:
2169 if (!msr_info->host_initiated)
2170 return 1; /* they are read-only */
2171 if (!nested_vmx_allowed(vcpu))
2173 return vmx_set_vmx_msr(vcpu, msr_index, data);
2174 case MSR_IA32_RTIT_CTL:
2175 if (!vmx_pt_mode_is_host_guest() ||
2176 vmx_rtit_ctl_check(vcpu, data) ||
2179 vmcs_write64(GUEST_IA32_RTIT_CTL, data);
2180 vmx->pt_desc.guest.ctl = data;
2181 pt_update_intercept_for_msr(vcpu);
2183 case MSR_IA32_RTIT_STATUS:
2184 if (!pt_can_write_msr(vmx))
2186 if (data & MSR_IA32_RTIT_STATUS_MASK)
2188 vmx->pt_desc.guest.status = data;
2190 case MSR_IA32_RTIT_CR3_MATCH:
2191 if (!pt_can_write_msr(vmx))
2193 if (!intel_pt_validate_cap(vmx->pt_desc.caps,
2194 PT_CAP_cr3_filtering))
2196 vmx->pt_desc.guest.cr3_match = data;
2198 case MSR_IA32_RTIT_OUTPUT_BASE:
2199 if (!pt_can_write_msr(vmx))
2201 if (!intel_pt_validate_cap(vmx->pt_desc.caps,
2202 PT_CAP_topa_output) &&
2203 !intel_pt_validate_cap(vmx->pt_desc.caps,
2204 PT_CAP_single_range_output))
2206 if (!pt_output_base_valid(vcpu, data))
2208 vmx->pt_desc.guest.output_base = data;
2210 case MSR_IA32_RTIT_OUTPUT_MASK:
2211 if (!pt_can_write_msr(vmx))
2213 if (!intel_pt_validate_cap(vmx->pt_desc.caps,
2214 PT_CAP_topa_output) &&
2215 !intel_pt_validate_cap(vmx->pt_desc.caps,
2216 PT_CAP_single_range_output))
2218 vmx->pt_desc.guest.output_mask = data;
2220 case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B:
2221 if (!pt_can_write_msr(vmx))
2223 index = msr_info->index - MSR_IA32_RTIT_ADDR0_A;
2224 if (index >= 2 * vmx->pt_desc.num_address_ranges)
2226 if (is_noncanonical_address(data, vcpu))
2229 vmx->pt_desc.guest.addr_b[index / 2] = data;
2231 vmx->pt_desc.guest.addr_a[index / 2] = data;
2233 case MSR_IA32_PERF_CAPABILITIES:
2234 if (data && !vcpu_to_pmu(vcpu)->version)
2236 if (data & PMU_CAP_LBR_FMT) {
2237 if ((data & PMU_CAP_LBR_FMT) !=
2238 (vmx_get_perf_capabilities() & PMU_CAP_LBR_FMT))
2240 if (!intel_pmu_lbr_is_compatible(vcpu))
2243 ret = kvm_set_msr_common(vcpu, msr_info);
2248 msr = vmx_find_uret_msr(vmx, msr_index);
2250 ret = vmx_set_guest_uret_msr(vmx, msr, data);
2252 ret = kvm_set_msr_common(vcpu, msr_info);
2258 static void vmx_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
2260 unsigned long guest_owned_bits;
2262 kvm_register_mark_available(vcpu, reg);
2266 vcpu->arch.regs[VCPU_REGS_RSP] = vmcs_readl(GUEST_RSP);
2269 vcpu->arch.regs[VCPU_REGS_RIP] = vmcs_readl(GUEST_RIP);
2271 case VCPU_EXREG_PDPTR:
2273 ept_save_pdptrs(vcpu);
2275 case VCPU_EXREG_CR0:
2276 guest_owned_bits = vcpu->arch.cr0_guest_owned_bits;
2278 vcpu->arch.cr0 &= ~guest_owned_bits;
2279 vcpu->arch.cr0 |= vmcs_readl(GUEST_CR0) & guest_owned_bits;
2281 case VCPU_EXREG_CR3:
2283 * When intercepting CR3 loads, e.g. for shadowing paging, KVM's
2284 * CR3 is loaded into hardware, not the guest's CR3.
2286 if (!(exec_controls_get(to_vmx(vcpu)) & CPU_BASED_CR3_LOAD_EXITING))
2287 vcpu->arch.cr3 = vmcs_readl(GUEST_CR3);
2289 case VCPU_EXREG_CR4:
2290 guest_owned_bits = vcpu->arch.cr4_guest_owned_bits;
2292 vcpu->arch.cr4 &= ~guest_owned_bits;
2293 vcpu->arch.cr4 |= vmcs_readl(GUEST_CR4) & guest_owned_bits;
2296 KVM_BUG_ON(1, vcpu->kvm);
2301 static __init int cpu_has_kvm_support(void)
2303 return cpu_has_vmx();
2306 static __init int vmx_disabled_by_bios(void)
2308 return !boot_cpu_has(X86_FEATURE_MSR_IA32_FEAT_CTL) ||
2309 !boot_cpu_has(X86_FEATURE_VMX);
2312 static int kvm_cpu_vmxon(u64 vmxon_pointer)
2316 cr4_set_bits(X86_CR4_VMXE);
2318 asm_volatile_goto("1: vmxon %[vmxon_pointer]\n\t"
2319 _ASM_EXTABLE(1b, %l[fault])
2320 : : [vmxon_pointer] "m"(vmxon_pointer)
2325 WARN_ONCE(1, "VMXON faulted, MSR_IA32_FEAT_CTL (0x3a) = 0x%llx\n",
2326 rdmsrl_safe(MSR_IA32_FEAT_CTL, &msr) ? 0xdeadbeef : msr);
2327 cr4_clear_bits(X86_CR4_VMXE);
2332 static int vmx_hardware_enable(void)
2334 int cpu = raw_smp_processor_id();
2335 u64 phys_addr = __pa(per_cpu(vmxarea, cpu));
2338 if (cr4_read_shadow() & X86_CR4_VMXE)
2342 * This can happen if we hot-added a CPU but failed to allocate
2343 * VP assist page for it.
2345 if (static_branch_unlikely(&enable_evmcs) &&
2346 !hv_get_vp_assist_page(cpu))
2349 intel_pt_handle_vmx(1);
2351 r = kvm_cpu_vmxon(phys_addr);
2353 intel_pt_handle_vmx(0);
2363 static void vmclear_local_loaded_vmcss(void)
2365 int cpu = raw_smp_processor_id();
2366 struct loaded_vmcs *v, *n;
2368 list_for_each_entry_safe(v, n, &per_cpu(loaded_vmcss_on_cpu, cpu),
2369 loaded_vmcss_on_cpu_link)
2370 __loaded_vmcs_clear(v);
2373 static void vmx_hardware_disable(void)
2375 vmclear_local_loaded_vmcss();
2378 kvm_spurious_fault();
2380 intel_pt_handle_vmx(0);
2384 * There is no X86_FEATURE for SGX yet, but anyway we need to query CPUID
2385 * directly instead of going through cpu_has(), to ensure KVM is trapping
2386 * ENCLS whenever it's supported in hardware. It does not matter whether
2387 * the host OS supports or has enabled SGX.
2389 static bool cpu_has_sgx(void)
2391 return cpuid_eax(0) >= 0x12 && (cpuid_eax(0x12) & BIT(0));
2394 static __init int adjust_vmx_controls(u32 ctl_min, u32 ctl_opt,
2395 u32 msr, u32 *result)
2397 u32 vmx_msr_low, vmx_msr_high;
2398 u32 ctl = ctl_min | ctl_opt;
2400 rdmsr(msr, vmx_msr_low, vmx_msr_high);
2402 ctl &= vmx_msr_high; /* bit == 0 in high word ==> must be zero */
2403 ctl |= vmx_msr_low; /* bit == 1 in low word ==> must be one */
2405 /* Ensure minimum (required) set of control bits are supported. */
2413 static __init int setup_vmcs_config(struct vmcs_config *vmcs_conf,
2414 struct vmx_capability *vmx_cap)
2416 u32 vmx_msr_low, vmx_msr_high;
2417 u32 min, opt, min2, opt2;
2418 u32 _pin_based_exec_control = 0;
2419 u32 _cpu_based_exec_control = 0;
2420 u32 _cpu_based_2nd_exec_control = 0;
2421 u32 _vmexit_control = 0;
2422 u32 _vmentry_control = 0;
2424 memset(vmcs_conf, 0, sizeof(*vmcs_conf));
2425 min = CPU_BASED_HLT_EXITING |
2426 #ifdef CONFIG_X86_64
2427 CPU_BASED_CR8_LOAD_EXITING |
2428 CPU_BASED_CR8_STORE_EXITING |
2430 CPU_BASED_CR3_LOAD_EXITING |
2431 CPU_BASED_CR3_STORE_EXITING |
2432 CPU_BASED_UNCOND_IO_EXITING |
2433 CPU_BASED_MOV_DR_EXITING |
2434 CPU_BASED_USE_TSC_OFFSETTING |
2435 CPU_BASED_MWAIT_EXITING |
2436 CPU_BASED_MONITOR_EXITING |
2437 CPU_BASED_INVLPG_EXITING |
2438 CPU_BASED_RDPMC_EXITING;
2440 opt = CPU_BASED_TPR_SHADOW |
2441 CPU_BASED_USE_MSR_BITMAPS |
2442 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS;
2443 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
2444 &_cpu_based_exec_control) < 0)
2446 #ifdef CONFIG_X86_64
2447 if ((_cpu_based_exec_control & CPU_BASED_TPR_SHADOW))
2448 _cpu_based_exec_control &= ~CPU_BASED_CR8_LOAD_EXITING &
2449 ~CPU_BASED_CR8_STORE_EXITING;
2451 if (_cpu_based_exec_control & CPU_BASED_ACTIVATE_SECONDARY_CONTROLS) {
2453 opt2 = SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
2454 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
2455 SECONDARY_EXEC_WBINVD_EXITING |
2456 SECONDARY_EXEC_ENABLE_VPID |
2457 SECONDARY_EXEC_ENABLE_EPT |
2458 SECONDARY_EXEC_UNRESTRICTED_GUEST |
2459 SECONDARY_EXEC_PAUSE_LOOP_EXITING |
2460 SECONDARY_EXEC_DESC |
2461 SECONDARY_EXEC_ENABLE_RDTSCP |
2462 SECONDARY_EXEC_ENABLE_INVPCID |
2463 SECONDARY_EXEC_APIC_REGISTER_VIRT |
2464 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
2465 SECONDARY_EXEC_SHADOW_VMCS |
2466 SECONDARY_EXEC_XSAVES |
2467 SECONDARY_EXEC_RDSEED_EXITING |
2468 SECONDARY_EXEC_RDRAND_EXITING |
2469 SECONDARY_EXEC_ENABLE_PML |
2470 SECONDARY_EXEC_TSC_SCALING |
2471 SECONDARY_EXEC_ENABLE_USR_WAIT_PAUSE |
2472 SECONDARY_EXEC_PT_USE_GPA |
2473 SECONDARY_EXEC_PT_CONCEAL_VMX |
2474 SECONDARY_EXEC_ENABLE_VMFUNC |
2475 SECONDARY_EXEC_BUS_LOCK_DETECTION;
2477 opt2 |= SECONDARY_EXEC_ENCLS_EXITING;
2478 if (adjust_vmx_controls(min2, opt2,
2479 MSR_IA32_VMX_PROCBASED_CTLS2,
2480 &_cpu_based_2nd_exec_control) < 0)
2483 #ifndef CONFIG_X86_64
2484 if (!(_cpu_based_2nd_exec_control &
2485 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))
2486 _cpu_based_exec_control &= ~CPU_BASED_TPR_SHADOW;
2489 if (!(_cpu_based_exec_control & CPU_BASED_TPR_SHADOW))
2490 _cpu_based_2nd_exec_control &= ~(
2491 SECONDARY_EXEC_APIC_REGISTER_VIRT |
2492 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
2493 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY);
2495 rdmsr_safe(MSR_IA32_VMX_EPT_VPID_CAP,
2496 &vmx_cap->ept, &vmx_cap->vpid);
2498 if (_cpu_based_2nd_exec_control & SECONDARY_EXEC_ENABLE_EPT) {
2499 /* CR3 accesses and invlpg don't need to cause VM Exits when EPT
2501 _cpu_based_exec_control &= ~(CPU_BASED_CR3_LOAD_EXITING |
2502 CPU_BASED_CR3_STORE_EXITING |
2503 CPU_BASED_INVLPG_EXITING);
2504 } else if (vmx_cap->ept) {
2506 pr_warn_once("EPT CAP should not exist if not support "
2507 "1-setting enable EPT VM-execution control\n");
2509 if (!(_cpu_based_2nd_exec_control & SECONDARY_EXEC_ENABLE_VPID) &&
2512 pr_warn_once("VPID CAP should not exist if not support "
2513 "1-setting enable VPID VM-execution control\n");
2516 min = VM_EXIT_SAVE_DEBUG_CONTROLS | VM_EXIT_ACK_INTR_ON_EXIT;
2517 #ifdef CONFIG_X86_64
2518 min |= VM_EXIT_HOST_ADDR_SPACE_SIZE;
2520 opt = VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
2521 VM_EXIT_LOAD_IA32_PAT |
2522 VM_EXIT_LOAD_IA32_EFER |
2523 VM_EXIT_CLEAR_BNDCFGS |
2524 VM_EXIT_PT_CONCEAL_PIP |
2525 VM_EXIT_CLEAR_IA32_RTIT_CTL;
2526 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_EXIT_CTLS,
2527 &_vmexit_control) < 0)
2530 min = PIN_BASED_EXT_INTR_MASK | PIN_BASED_NMI_EXITING;
2531 opt = PIN_BASED_VIRTUAL_NMIS | PIN_BASED_POSTED_INTR |
2532 PIN_BASED_VMX_PREEMPTION_TIMER;
2533 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PINBASED_CTLS,
2534 &_pin_based_exec_control) < 0)
2537 if (cpu_has_broken_vmx_preemption_timer())
2538 _pin_based_exec_control &= ~PIN_BASED_VMX_PREEMPTION_TIMER;
2539 if (!(_cpu_based_2nd_exec_control &
2540 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY))
2541 _pin_based_exec_control &= ~PIN_BASED_POSTED_INTR;
2543 min = VM_ENTRY_LOAD_DEBUG_CONTROLS;
2544 opt = VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL |
2545 VM_ENTRY_LOAD_IA32_PAT |
2546 VM_ENTRY_LOAD_IA32_EFER |
2547 VM_ENTRY_LOAD_BNDCFGS |
2548 VM_ENTRY_PT_CONCEAL_PIP |
2549 VM_ENTRY_LOAD_IA32_RTIT_CTL;
2550 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_ENTRY_CTLS,
2551 &_vmentry_control) < 0)
2555 * Some cpus support VM_{ENTRY,EXIT}_IA32_PERF_GLOBAL_CTRL but they
2556 * can't be used due to an errata where VM Exit may incorrectly clear
2557 * IA32_PERF_GLOBAL_CTRL[34:32]. Workaround the errata by using the
2558 * MSR load mechanism to switch IA32_PERF_GLOBAL_CTRL.
2560 if (boot_cpu_data.x86 == 0x6) {
2561 switch (boot_cpu_data.x86_model) {
2562 case 26: /* AAK155 */
2563 case 30: /* AAP115 */
2564 case 37: /* AAT100 */
2565 case 44: /* BC86,AAY89,BD102 */
2567 _vmentry_control &= ~VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL;
2568 _vmexit_control &= ~VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL;
2569 pr_warn_once("kvm: VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL "
2570 "does not work properly. Using workaround\n");
2578 rdmsr(MSR_IA32_VMX_BASIC, vmx_msr_low, vmx_msr_high);
2580 /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
2581 if ((vmx_msr_high & 0x1fff) > PAGE_SIZE)
2584 #ifdef CONFIG_X86_64
2585 /* IA-32 SDM Vol 3B: 64-bit CPUs always have VMX_BASIC_MSR[48]==0. */
2586 if (vmx_msr_high & (1u<<16))
2590 /* Require Write-Back (WB) memory type for VMCS accesses. */
2591 if (((vmx_msr_high >> 18) & 15) != 6)
2594 vmcs_conf->size = vmx_msr_high & 0x1fff;
2595 vmcs_conf->basic_cap = vmx_msr_high & ~0x1fff;
2597 vmcs_conf->revision_id = vmx_msr_low;
2599 vmcs_conf->pin_based_exec_ctrl = _pin_based_exec_control;
2600 vmcs_conf->cpu_based_exec_ctrl = _cpu_based_exec_control;
2601 vmcs_conf->cpu_based_2nd_exec_ctrl = _cpu_based_2nd_exec_control;
2602 vmcs_conf->vmexit_ctrl = _vmexit_control;
2603 vmcs_conf->vmentry_ctrl = _vmentry_control;
2605 #if IS_ENABLED(CONFIG_HYPERV)
2606 if (enlightened_vmcs)
2607 evmcs_sanitize_exec_ctrls(vmcs_conf);
2613 struct vmcs *alloc_vmcs_cpu(bool shadow, int cpu, gfp_t flags)
2615 int node = cpu_to_node(cpu);
2619 pages = __alloc_pages_node(node, flags, 0);
2622 vmcs = page_address(pages);
2623 memset(vmcs, 0, vmcs_config.size);
2625 /* KVM supports Enlightened VMCS v1 only */
2626 if (static_branch_unlikely(&enable_evmcs))
2627 vmcs->hdr.revision_id = KVM_EVMCS_VERSION;
2629 vmcs->hdr.revision_id = vmcs_config.revision_id;
2632 vmcs->hdr.shadow_vmcs = 1;
2636 void free_vmcs(struct vmcs *vmcs)
2638 free_page((unsigned long)vmcs);
2642 * Free a VMCS, but before that VMCLEAR it on the CPU where it was last loaded
2644 void free_loaded_vmcs(struct loaded_vmcs *loaded_vmcs)
2646 if (!loaded_vmcs->vmcs)
2648 loaded_vmcs_clear(loaded_vmcs);
2649 free_vmcs(loaded_vmcs->vmcs);
2650 loaded_vmcs->vmcs = NULL;
2651 if (loaded_vmcs->msr_bitmap)
2652 free_page((unsigned long)loaded_vmcs->msr_bitmap);
2653 WARN_ON(loaded_vmcs->shadow_vmcs != NULL);
2656 int alloc_loaded_vmcs(struct loaded_vmcs *loaded_vmcs)
2658 loaded_vmcs->vmcs = alloc_vmcs(false);
2659 if (!loaded_vmcs->vmcs)
2662 vmcs_clear(loaded_vmcs->vmcs);
2664 loaded_vmcs->shadow_vmcs = NULL;
2665 loaded_vmcs->hv_timer_soft_disabled = false;
2666 loaded_vmcs->cpu = -1;
2667 loaded_vmcs->launched = 0;
2669 if (cpu_has_vmx_msr_bitmap()) {
2670 loaded_vmcs->msr_bitmap = (unsigned long *)
2671 __get_free_page(GFP_KERNEL_ACCOUNT);
2672 if (!loaded_vmcs->msr_bitmap)
2674 memset(loaded_vmcs->msr_bitmap, 0xff, PAGE_SIZE);
2677 memset(&loaded_vmcs->host_state, 0, sizeof(struct vmcs_host_state));
2678 memset(&loaded_vmcs->controls_shadow, 0,
2679 sizeof(struct vmcs_controls_shadow));
2684 free_loaded_vmcs(loaded_vmcs);
2688 static void free_kvm_area(void)
2692 for_each_possible_cpu(cpu) {
2693 free_vmcs(per_cpu(vmxarea, cpu));
2694 per_cpu(vmxarea, cpu) = NULL;
2698 static __init int alloc_kvm_area(void)
2702 for_each_possible_cpu(cpu) {
2705 vmcs = alloc_vmcs_cpu(false, cpu, GFP_KERNEL);
2712 * When eVMCS is enabled, alloc_vmcs_cpu() sets
2713 * vmcs->revision_id to KVM_EVMCS_VERSION instead of
2714 * revision_id reported by MSR_IA32_VMX_BASIC.
2716 * However, even though not explicitly documented by
2717 * TLFS, VMXArea passed as VMXON argument should
2718 * still be marked with revision_id reported by
2721 if (static_branch_unlikely(&enable_evmcs))
2722 vmcs->hdr.revision_id = vmcs_config.revision_id;
2724 per_cpu(vmxarea, cpu) = vmcs;
2729 static void fix_pmode_seg(struct kvm_vcpu *vcpu, int seg,
2730 struct kvm_segment *save)
2732 if (!emulate_invalid_guest_state) {
2734 * CS and SS RPL should be equal during guest entry according
2735 * to VMX spec, but in reality it is not always so. Since vcpu
2736 * is in the middle of the transition from real mode to
2737 * protected mode it is safe to assume that RPL 0 is a good
2740 if (seg == VCPU_SREG_CS || seg == VCPU_SREG_SS)
2741 save->selector &= ~SEGMENT_RPL_MASK;
2742 save->dpl = save->selector & SEGMENT_RPL_MASK;
2745 __vmx_set_segment(vcpu, save, seg);
2748 static void enter_pmode(struct kvm_vcpu *vcpu)
2750 unsigned long flags;
2751 struct vcpu_vmx *vmx = to_vmx(vcpu);
2754 * Update real mode segment cache. It may be not up-to-date if segment
2755 * register was written while vcpu was in a guest mode.
2757 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_ES], VCPU_SREG_ES);
2758 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_DS], VCPU_SREG_DS);
2759 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_FS], VCPU_SREG_FS);
2760 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_GS], VCPU_SREG_GS);
2761 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_SS], VCPU_SREG_SS);
2762 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_CS], VCPU_SREG_CS);
2764 vmx->rmode.vm86_active = 0;
2766 __vmx_set_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_TR], VCPU_SREG_TR);
2768 flags = vmcs_readl(GUEST_RFLAGS);
2769 flags &= RMODE_GUEST_OWNED_EFLAGS_BITS;
2770 flags |= vmx->rmode.save_rflags & ~RMODE_GUEST_OWNED_EFLAGS_BITS;
2771 vmcs_writel(GUEST_RFLAGS, flags);
2773 vmcs_writel(GUEST_CR4, (vmcs_readl(GUEST_CR4) & ~X86_CR4_VME) |
2774 (vmcs_readl(CR4_READ_SHADOW) & X86_CR4_VME));
2776 vmx_update_exception_bitmap(vcpu);
2778 fix_pmode_seg(vcpu, VCPU_SREG_CS, &vmx->rmode.segs[VCPU_SREG_CS]);
2779 fix_pmode_seg(vcpu, VCPU_SREG_SS, &vmx->rmode.segs[VCPU_SREG_SS]);
2780 fix_pmode_seg(vcpu, VCPU_SREG_ES, &vmx->rmode.segs[VCPU_SREG_ES]);
2781 fix_pmode_seg(vcpu, VCPU_SREG_DS, &vmx->rmode.segs[VCPU_SREG_DS]);
2782 fix_pmode_seg(vcpu, VCPU_SREG_FS, &vmx->rmode.segs[VCPU_SREG_FS]);
2783 fix_pmode_seg(vcpu, VCPU_SREG_GS, &vmx->rmode.segs[VCPU_SREG_GS]);
2786 static void fix_rmode_seg(int seg, struct kvm_segment *save)
2788 const struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
2789 struct kvm_segment var = *save;
2792 if (seg == VCPU_SREG_CS)
2795 if (!emulate_invalid_guest_state) {
2796 var.selector = var.base >> 4;
2797 var.base = var.base & 0xffff0;
2807 if (save->base & 0xf)
2808 printk_once(KERN_WARNING "kvm: segment base is not "
2809 "paragraph aligned when entering "
2810 "protected mode (seg=%d)", seg);
2813 vmcs_write16(sf->selector, var.selector);
2814 vmcs_writel(sf->base, var.base);
2815 vmcs_write32(sf->limit, var.limit);
2816 vmcs_write32(sf->ar_bytes, vmx_segment_access_rights(&var));
2819 static void enter_rmode(struct kvm_vcpu *vcpu)
2821 unsigned long flags;
2822 struct vcpu_vmx *vmx = to_vmx(vcpu);
2823 struct kvm_vmx *kvm_vmx = to_kvm_vmx(vcpu->kvm);
2825 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_TR], VCPU_SREG_TR);
2826 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_ES], VCPU_SREG_ES);
2827 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_DS], VCPU_SREG_DS);
2828 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_FS], VCPU_SREG_FS);
2829 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_GS], VCPU_SREG_GS);
2830 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_SS], VCPU_SREG_SS);
2831 vmx_get_segment(vcpu, &vmx->rmode.segs[VCPU_SREG_CS], VCPU_SREG_CS);
2833 vmx->rmode.vm86_active = 1;
2836 * Very old userspace does not call KVM_SET_TSS_ADDR before entering
2837 * vcpu. Warn the user that an update is overdue.
2839 if (!kvm_vmx->tss_addr)
2840 printk_once(KERN_WARNING "kvm: KVM_SET_TSS_ADDR need to be "
2841 "called before entering vcpu\n");
2843 vmx_segment_cache_clear(vmx);
2845 vmcs_writel(GUEST_TR_BASE, kvm_vmx->tss_addr);
2846 vmcs_write32(GUEST_TR_LIMIT, RMODE_TSS_SIZE - 1);
2847 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
2849 flags = vmcs_readl(GUEST_RFLAGS);
2850 vmx->rmode.save_rflags = flags;
2852 flags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
2854 vmcs_writel(GUEST_RFLAGS, flags);
2855 vmcs_writel(GUEST_CR4, vmcs_readl(GUEST_CR4) | X86_CR4_VME);
2856 vmx_update_exception_bitmap(vcpu);
2858 fix_rmode_seg(VCPU_SREG_SS, &vmx->rmode.segs[VCPU_SREG_SS]);
2859 fix_rmode_seg(VCPU_SREG_CS, &vmx->rmode.segs[VCPU_SREG_CS]);
2860 fix_rmode_seg(VCPU_SREG_ES, &vmx->rmode.segs[VCPU_SREG_ES]);
2861 fix_rmode_seg(VCPU_SREG_DS, &vmx->rmode.segs[VCPU_SREG_DS]);
2862 fix_rmode_seg(VCPU_SREG_GS, &vmx->rmode.segs[VCPU_SREG_GS]);
2863 fix_rmode_seg(VCPU_SREG_FS, &vmx->rmode.segs[VCPU_SREG_FS]);
2866 int vmx_set_efer(struct kvm_vcpu *vcpu, u64 efer)
2868 struct vcpu_vmx *vmx = to_vmx(vcpu);
2870 /* Nothing to do if hardware doesn't support EFER. */
2871 if (!vmx_find_uret_msr(vmx, MSR_EFER))
2874 vcpu->arch.efer = efer;
2875 if (efer & EFER_LMA)
2876 vm_entry_controls_setbit(vmx, VM_ENTRY_IA32E_MODE);
2878 vm_entry_controls_clearbit(vmx, VM_ENTRY_IA32E_MODE);
2880 vmx_setup_uret_msrs(vmx);
2884 #ifdef CONFIG_X86_64
2886 static void enter_lmode(struct kvm_vcpu *vcpu)
2890 vmx_segment_cache_clear(to_vmx(vcpu));
2892 guest_tr_ar = vmcs_read32(GUEST_TR_AR_BYTES);
2893 if ((guest_tr_ar & VMX_AR_TYPE_MASK) != VMX_AR_TYPE_BUSY_64_TSS) {
2894 pr_debug_ratelimited("%s: tss fixup for long mode. \n",
2896 vmcs_write32(GUEST_TR_AR_BYTES,
2897 (guest_tr_ar & ~VMX_AR_TYPE_MASK)
2898 | VMX_AR_TYPE_BUSY_64_TSS);
2900 vmx_set_efer(vcpu, vcpu->arch.efer | EFER_LMA);
2903 static void exit_lmode(struct kvm_vcpu *vcpu)
2905 vm_entry_controls_clearbit(to_vmx(vcpu), VM_ENTRY_IA32E_MODE);
2906 vmx_set_efer(vcpu, vcpu->arch.efer & ~EFER_LMA);
2911 static void vmx_flush_tlb_all(struct kvm_vcpu *vcpu)
2913 struct vcpu_vmx *vmx = to_vmx(vcpu);
2916 * INVEPT must be issued when EPT is enabled, irrespective of VPID, as
2917 * the CPU is not required to invalidate guest-physical mappings on
2918 * VM-Entry, even if VPID is disabled. Guest-physical mappings are
2919 * associated with the root EPT structure and not any particular VPID
2920 * (INVVPID also isn't required to invalidate guest-physical mappings).
2924 } else if (enable_vpid) {
2925 if (cpu_has_vmx_invvpid_global()) {
2926 vpid_sync_vcpu_global();
2928 vpid_sync_vcpu_single(vmx->vpid);
2929 vpid_sync_vcpu_single(vmx->nested.vpid02);
2934 static inline int vmx_get_current_vpid(struct kvm_vcpu *vcpu)
2936 if (is_guest_mode(vcpu))
2937 return nested_get_vpid02(vcpu);
2938 return to_vmx(vcpu)->vpid;
2941 static void vmx_flush_tlb_current(struct kvm_vcpu *vcpu)
2943 struct kvm_mmu *mmu = vcpu->arch.mmu;
2944 u64 root_hpa = mmu->root.hpa;
2946 /* No flush required if the current context is invalid. */
2947 if (!VALID_PAGE(root_hpa))
2951 ept_sync_context(construct_eptp(vcpu, root_hpa,
2952 mmu->shadow_root_level));
2954 vpid_sync_context(vmx_get_current_vpid(vcpu));
2957 static void vmx_flush_tlb_gva(struct kvm_vcpu *vcpu, gva_t addr)
2960 * vpid_sync_vcpu_addr() is a nop if vpid==0, see the comment in
2961 * vmx_flush_tlb_guest() for an explanation of why this is ok.
2963 vpid_sync_vcpu_addr(vmx_get_current_vpid(vcpu), addr);
2966 static void vmx_flush_tlb_guest(struct kvm_vcpu *vcpu)
2969 * vpid_sync_context() is a nop if vpid==0, e.g. if enable_vpid==0 or a
2970 * vpid couldn't be allocated for this vCPU. VM-Enter and VM-Exit are
2971 * required to flush GVA->{G,H}PA mappings from the TLB if vpid is
2972 * disabled (VM-Enter with vpid enabled and vpid==0 is disallowed),
2973 * i.e. no explicit INVVPID is necessary.
2975 vpid_sync_context(vmx_get_current_vpid(vcpu));
2978 void vmx_ept_load_pdptrs(struct kvm_vcpu *vcpu)
2980 struct kvm_mmu *mmu = vcpu->arch.walk_mmu;
2982 if (!kvm_register_is_dirty(vcpu, VCPU_EXREG_PDPTR))
2985 if (is_pae_paging(vcpu)) {
2986 vmcs_write64(GUEST_PDPTR0, mmu->pdptrs[0]);
2987 vmcs_write64(GUEST_PDPTR1, mmu->pdptrs[1]);
2988 vmcs_write64(GUEST_PDPTR2, mmu->pdptrs[2]);
2989 vmcs_write64(GUEST_PDPTR3, mmu->pdptrs[3]);
2993 void ept_save_pdptrs(struct kvm_vcpu *vcpu)
2995 struct kvm_mmu *mmu = vcpu->arch.walk_mmu;
2997 if (WARN_ON_ONCE(!is_pae_paging(vcpu)))
3000 mmu->pdptrs[0] = vmcs_read64(GUEST_PDPTR0);
3001 mmu->pdptrs[1] = vmcs_read64(GUEST_PDPTR1);
3002 mmu->pdptrs[2] = vmcs_read64(GUEST_PDPTR2);
3003 mmu->pdptrs[3] = vmcs_read64(GUEST_PDPTR3);
3005 kvm_register_mark_available(vcpu, VCPU_EXREG_PDPTR);
3008 #define CR3_EXITING_BITS (CPU_BASED_CR3_LOAD_EXITING | \
3009 CPU_BASED_CR3_STORE_EXITING)
3011 void vmx_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
3013 struct vcpu_vmx *vmx = to_vmx(vcpu);
3014 unsigned long hw_cr0, old_cr0_pg;
3017 old_cr0_pg = kvm_read_cr0_bits(vcpu, X86_CR0_PG);
3019 hw_cr0 = (cr0 & ~KVM_VM_CR0_ALWAYS_OFF);
3020 if (is_unrestricted_guest(vcpu))
3021 hw_cr0 |= KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST;
3023 hw_cr0 |= KVM_VM_CR0_ALWAYS_ON;
3025 hw_cr0 |= X86_CR0_WP;
3027 if (vmx->rmode.vm86_active && (cr0 & X86_CR0_PE))
3030 if (!vmx->rmode.vm86_active && !(cr0 & X86_CR0_PE))
3034 vmcs_writel(CR0_READ_SHADOW, cr0);
3035 vmcs_writel(GUEST_CR0, hw_cr0);
3036 vcpu->arch.cr0 = cr0;
3037 kvm_register_mark_available(vcpu, VCPU_EXREG_CR0);
3039 #ifdef CONFIG_X86_64
3040 if (vcpu->arch.efer & EFER_LME) {
3041 if (!old_cr0_pg && (cr0 & X86_CR0_PG))
3043 else if (old_cr0_pg && !(cr0 & X86_CR0_PG))
3048 if (enable_ept && !is_unrestricted_guest(vcpu)) {
3050 * Ensure KVM has an up-to-date snapshot of the guest's CR3. If
3051 * the below code _enables_ CR3 exiting, vmx_cache_reg() will
3052 * (correctly) stop reading vmcs.GUEST_CR3 because it thinks
3053 * KVM's CR3 is installed.
3055 if (!kvm_register_is_available(vcpu, VCPU_EXREG_CR3))
3056 vmx_cache_reg(vcpu, VCPU_EXREG_CR3);
3059 * When running with EPT but not unrestricted guest, KVM must
3060 * intercept CR3 accesses when paging is _disabled_. This is
3061 * necessary because restricted guests can't actually run with
3062 * paging disabled, and so KVM stuffs its own CR3 in order to
3063 * run the guest when identity mapped page tables.
3065 * Do _NOT_ check the old CR0.PG, e.g. to optimize away the
3066 * update, it may be stale with respect to CR3 interception,
3067 * e.g. after nested VM-Enter.
3069 * Lastly, honor L1's desires, i.e. intercept CR3 loads and/or
3070 * stores to forward them to L1, even if KVM does not need to
3071 * intercept them to preserve its identity mapped page tables.
3073 if (!(cr0 & X86_CR0_PG)) {
3074 exec_controls_setbit(vmx, CR3_EXITING_BITS);
3075 } else if (!is_guest_mode(vcpu)) {
3076 exec_controls_clearbit(vmx, CR3_EXITING_BITS);
3078 tmp = exec_controls_get(vmx);
3079 tmp &= ~CR3_EXITING_BITS;
3080 tmp |= get_vmcs12(vcpu)->cpu_based_vm_exec_control & CR3_EXITING_BITS;
3081 exec_controls_set(vmx, tmp);
3084 /* Note, vmx_set_cr4() consumes the new vcpu->arch.cr0. */
3085 if ((old_cr0_pg ^ cr0) & X86_CR0_PG)
3086 vmx_set_cr4(vcpu, kvm_read_cr4(vcpu));
3089 * When !CR0_PG -> CR0_PG, vcpu->arch.cr3 becomes active, but
3090 * GUEST_CR3 is still vmx->ept_identity_map_addr if EPT + !URG.
3092 if (!(old_cr0_pg & X86_CR0_PG) && (cr0 & X86_CR0_PG))
3093 kvm_register_mark_dirty(vcpu, VCPU_EXREG_CR3);
3096 /* depends on vcpu->arch.cr0 to be set to a new value */
3097 vmx->emulation_required = vmx_emulation_required(vcpu);
3100 static int vmx_get_max_tdp_level(void)
3102 if (cpu_has_vmx_ept_5levels())
3107 u64 construct_eptp(struct kvm_vcpu *vcpu, hpa_t root_hpa, int root_level)
3109 u64 eptp = VMX_EPTP_MT_WB;
3111 eptp |= (root_level == 5) ? VMX_EPTP_PWL_5 : VMX_EPTP_PWL_4;
3113 if (enable_ept_ad_bits &&
3114 (!is_guest_mode(vcpu) || nested_ept_ad_enabled(vcpu)))
3115 eptp |= VMX_EPTP_AD_ENABLE_BIT;
3121 static void vmx_load_mmu_pgd(struct kvm_vcpu *vcpu, hpa_t root_hpa,
3124 struct kvm *kvm = vcpu->kvm;
3125 bool update_guest_cr3 = true;
3126 unsigned long guest_cr3;
3130 eptp = construct_eptp(vcpu, root_hpa, root_level);
3131 vmcs_write64(EPT_POINTER, eptp);
3133 hv_track_root_tdp(vcpu, root_hpa);
3135 if (!enable_unrestricted_guest && !is_paging(vcpu))
3136 guest_cr3 = to_kvm_vmx(kvm)->ept_identity_map_addr;
3137 else if (kvm_register_is_dirty(vcpu, VCPU_EXREG_CR3))
3138 guest_cr3 = vcpu->arch.cr3;
3139 else /* vmcs.GUEST_CR3 is already up-to-date. */
3140 update_guest_cr3 = false;
3141 vmx_ept_load_pdptrs(vcpu);
3143 guest_cr3 = root_hpa | kvm_get_active_pcid(vcpu);
3146 if (update_guest_cr3)
3147 vmcs_writel(GUEST_CR3, guest_cr3);
3151 static bool vmx_is_valid_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
3154 * We operate under the default treatment of SMM, so VMX cannot be
3155 * enabled under SMM. Note, whether or not VMXE is allowed at all is
3156 * handled by kvm_is_valid_cr4().
3158 if ((cr4 & X86_CR4_VMXE) && is_smm(vcpu))
3161 if (to_vmx(vcpu)->nested.vmxon && !nested_cr4_valid(vcpu, cr4))
3167 void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
3169 unsigned long old_cr4 = vcpu->arch.cr4;
3170 struct vcpu_vmx *vmx = to_vmx(vcpu);
3172 * Pass through host's Machine Check Enable value to hw_cr4, which
3173 * is in force while we are in guest mode. Do not let guests control
3174 * this bit, even if host CR4.MCE == 0.
3176 unsigned long hw_cr4;
3178 hw_cr4 = (cr4_read_shadow() & X86_CR4_MCE) | (cr4 & ~X86_CR4_MCE);
3179 if (is_unrestricted_guest(vcpu))
3180 hw_cr4 |= KVM_VM_CR4_ALWAYS_ON_UNRESTRICTED_GUEST;
3181 else if (vmx->rmode.vm86_active)
3182 hw_cr4 |= KVM_RMODE_VM_CR4_ALWAYS_ON;
3184 hw_cr4 |= KVM_PMODE_VM_CR4_ALWAYS_ON;
3186 if (!boot_cpu_has(X86_FEATURE_UMIP) && vmx_umip_emulated()) {
3187 if (cr4 & X86_CR4_UMIP) {
3188 secondary_exec_controls_setbit(vmx, SECONDARY_EXEC_DESC);
3189 hw_cr4 &= ~X86_CR4_UMIP;
3190 } else if (!is_guest_mode(vcpu) ||
3191 !nested_cpu_has2(get_vmcs12(vcpu), SECONDARY_EXEC_DESC)) {
3192 secondary_exec_controls_clearbit(vmx, SECONDARY_EXEC_DESC);
3196 vcpu->arch.cr4 = cr4;
3197 kvm_register_mark_available(vcpu, VCPU_EXREG_CR4);
3199 if (!is_unrestricted_guest(vcpu)) {
3201 if (!is_paging(vcpu)) {
3202 hw_cr4 &= ~X86_CR4_PAE;
3203 hw_cr4 |= X86_CR4_PSE;
3204 } else if (!(cr4 & X86_CR4_PAE)) {
3205 hw_cr4 &= ~X86_CR4_PAE;
3210 * SMEP/SMAP/PKU is disabled if CPU is in non-paging mode in
3211 * hardware. To emulate this behavior, SMEP/SMAP/PKU needs
3212 * to be manually disabled when guest switches to non-paging
3215 * If !enable_unrestricted_guest, the CPU is always running
3216 * with CR0.PG=1 and CR4 needs to be modified.
3217 * If enable_unrestricted_guest, the CPU automatically
3218 * disables SMEP/SMAP/PKU when the guest sets CR0.PG=0.
3220 if (!is_paging(vcpu))
3221 hw_cr4 &= ~(X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_PKE);
3224 vmcs_writel(CR4_READ_SHADOW, cr4);
3225 vmcs_writel(GUEST_CR4, hw_cr4);
3227 if ((cr4 ^ old_cr4) & (X86_CR4_OSXSAVE | X86_CR4_PKE))
3228 kvm_update_cpuid_runtime(vcpu);
3231 void vmx_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg)
3233 struct vcpu_vmx *vmx = to_vmx(vcpu);
3236 if (vmx->rmode.vm86_active && seg != VCPU_SREG_LDTR) {
3237 *var = vmx->rmode.segs[seg];
3238 if (seg == VCPU_SREG_TR
3239 || var->selector == vmx_read_guest_seg_selector(vmx, seg))
3241 var->base = vmx_read_guest_seg_base(vmx, seg);
3242 var->selector = vmx_read_guest_seg_selector(vmx, seg);
3245 var->base = vmx_read_guest_seg_base(vmx, seg);
3246 var->limit = vmx_read_guest_seg_limit(vmx, seg);
3247 var->selector = vmx_read_guest_seg_selector(vmx, seg);
3248 ar = vmx_read_guest_seg_ar(vmx, seg);
3249 var->unusable = (ar >> 16) & 1;
3250 var->type = ar & 15;
3251 var->s = (ar >> 4) & 1;
3252 var->dpl = (ar >> 5) & 3;
3254 * Some userspaces do not preserve unusable property. Since usable
3255 * segment has to be present according to VMX spec we can use present
3256 * property to amend userspace bug by making unusable segment always
3257 * nonpresent. vmx_segment_access_rights() already marks nonpresent
3258 * segment as unusable.
3260 var->present = !var->unusable;
3261 var->avl = (ar >> 12) & 1;
3262 var->l = (ar >> 13) & 1;
3263 var->db = (ar >> 14) & 1;
3264 var->g = (ar >> 15) & 1;
3267 static u64 vmx_get_segment_base(struct kvm_vcpu *vcpu, int seg)
3269 struct kvm_segment s;
3271 if (to_vmx(vcpu)->rmode.vm86_active) {
3272 vmx_get_segment(vcpu, &s, seg);
3275 return vmx_read_guest_seg_base(to_vmx(vcpu), seg);
3278 int vmx_get_cpl(struct kvm_vcpu *vcpu)
3280 struct vcpu_vmx *vmx = to_vmx(vcpu);
3282 if (unlikely(vmx->rmode.vm86_active))
3285 int ar = vmx_read_guest_seg_ar(vmx, VCPU_SREG_SS);
3286 return VMX_AR_DPL(ar);
3290 static u32 vmx_segment_access_rights(struct kvm_segment *var)
3294 if (var->unusable || !var->present)
3297 ar = var->type & 15;
3298 ar |= (var->s & 1) << 4;
3299 ar |= (var->dpl & 3) << 5;
3300 ar |= (var->present & 1) << 7;
3301 ar |= (var->avl & 1) << 12;
3302 ar |= (var->l & 1) << 13;
3303 ar |= (var->db & 1) << 14;
3304 ar |= (var->g & 1) << 15;
3310 void __vmx_set_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg)
3312 struct vcpu_vmx *vmx = to_vmx(vcpu);
3313 const struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
3315 vmx_segment_cache_clear(vmx);
3317 if (vmx->rmode.vm86_active && seg != VCPU_SREG_LDTR) {
3318 vmx->rmode.segs[seg] = *var;
3319 if (seg == VCPU_SREG_TR)
3320 vmcs_write16(sf->selector, var->selector);
3322 fix_rmode_seg(seg, &vmx->rmode.segs[seg]);
3326 vmcs_writel(sf->base, var->base);
3327 vmcs_write32(sf->limit, var->limit);
3328 vmcs_write16(sf->selector, var->selector);
3331 * Fix the "Accessed" bit in AR field of segment registers for older
3333 * IA32 arch specifies that at the time of processor reset the
3334 * "Accessed" bit in the AR field of segment registers is 1. And qemu
3335 * is setting it to 0 in the userland code. This causes invalid guest
3336 * state vmexit when "unrestricted guest" mode is turned on.
3337 * Fix for this setup issue in cpu_reset is being pushed in the qemu
3338 * tree. Newer qemu binaries with that qemu fix would not need this
3341 if (is_unrestricted_guest(vcpu) && (seg != VCPU_SREG_LDTR))
3342 var->type |= 0x1; /* Accessed */
3344 vmcs_write32(sf->ar_bytes, vmx_segment_access_rights(var));
3347 static void vmx_set_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg)
3349 __vmx_set_segment(vcpu, var, seg);
3351 to_vmx(vcpu)->emulation_required = vmx_emulation_required(vcpu);
3354 static void vmx_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
3356 u32 ar = vmx_read_guest_seg_ar(to_vmx(vcpu), VCPU_SREG_CS);
3358 *db = (ar >> 14) & 1;
3359 *l = (ar >> 13) & 1;
3362 static void vmx_get_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
3364 dt->size = vmcs_read32(GUEST_IDTR_LIMIT);
3365 dt->address = vmcs_readl(GUEST_IDTR_BASE);
3368 static void vmx_set_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
3370 vmcs_write32(GUEST_IDTR_LIMIT, dt->size);
3371 vmcs_writel(GUEST_IDTR_BASE, dt->address);
3374 static void vmx_get_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
3376 dt->size = vmcs_read32(GUEST_GDTR_LIMIT);
3377 dt->address = vmcs_readl(GUEST_GDTR_BASE);
3380 static void vmx_set_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
3382 vmcs_write32(GUEST_GDTR_LIMIT, dt->size);
3383 vmcs_writel(GUEST_GDTR_BASE, dt->address);
3386 static bool rmode_segment_valid(struct kvm_vcpu *vcpu, int seg)
3388 struct kvm_segment var;
3391 vmx_get_segment(vcpu, &var, seg);
3393 if (seg == VCPU_SREG_CS)
3395 ar = vmx_segment_access_rights(&var);
3397 if (var.base != (var.selector << 4))
3399 if (var.limit != 0xffff)
3407 static bool code_segment_valid(struct kvm_vcpu *vcpu)
3409 struct kvm_segment cs;
3410 unsigned int cs_rpl;
3412 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
3413 cs_rpl = cs.selector & SEGMENT_RPL_MASK;
3417 if (~cs.type & (VMX_AR_TYPE_CODE_MASK|VMX_AR_TYPE_ACCESSES_MASK))
3421 if (cs.type & VMX_AR_TYPE_WRITEABLE_MASK) {
3422 if (cs.dpl > cs_rpl)
3425 if (cs.dpl != cs_rpl)
3431 /* TODO: Add Reserved field check, this'll require a new member in the kvm_segment_field structure */
3435 static bool stack_segment_valid(struct kvm_vcpu *vcpu)
3437 struct kvm_segment ss;
3438 unsigned int ss_rpl;
3440 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
3441 ss_rpl = ss.selector & SEGMENT_RPL_MASK;
3445 if (ss.type != 3 && ss.type != 7)
3449 if (ss.dpl != ss_rpl) /* DPL != RPL */
3457 static bool data_segment_valid(struct kvm_vcpu *vcpu, int seg)
3459 struct kvm_segment var;
3462 vmx_get_segment(vcpu, &var, seg);
3463 rpl = var.selector & SEGMENT_RPL_MASK;
3471 if (~var.type & (VMX_AR_TYPE_CODE_MASK|VMX_AR_TYPE_WRITEABLE_MASK)) {
3472 if (var.dpl < rpl) /* DPL < RPL */
3476 /* TODO: Add other members to kvm_segment_field to allow checking for other access
3482 static bool tr_valid(struct kvm_vcpu *vcpu)
3484 struct kvm_segment tr;
3486 vmx_get_segment(vcpu, &tr, VCPU_SREG_TR);
3490 if (tr.selector & SEGMENT_TI_MASK) /* TI = 1 */
3492 if (tr.type != 3 && tr.type != 11) /* TODO: Check if guest is in IA32e mode */
3500 static bool ldtr_valid(struct kvm_vcpu *vcpu)
3502 struct kvm_segment ldtr;
3504 vmx_get_segment(vcpu, &ldtr, VCPU_SREG_LDTR);
3508 if (ldtr.selector & SEGMENT_TI_MASK) /* TI = 1 */
3518 static bool cs_ss_rpl_check(struct kvm_vcpu *vcpu)
3520 struct kvm_segment cs, ss;
3522 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
3523 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
3525 return ((cs.selector & SEGMENT_RPL_MASK) ==
3526 (ss.selector & SEGMENT_RPL_MASK));
3530 * Check if guest state is valid. Returns true if valid, false if
3532 * We assume that registers are always usable
3534 bool __vmx_guest_state_valid(struct kvm_vcpu *vcpu)
3536 /* real mode guest state checks */
3537 if (!is_protmode(vcpu) || (vmx_get_rflags(vcpu) & X86_EFLAGS_VM)) {
3538 if (!rmode_segment_valid(vcpu, VCPU_SREG_CS))
3540 if (!rmode_segment_valid(vcpu, VCPU_SREG_SS))
3542 if (!rmode_segment_valid(vcpu, VCPU_SREG_DS))
3544 if (!rmode_segment_valid(vcpu, VCPU_SREG_ES))
3546 if (!rmode_segment_valid(vcpu, VCPU_SREG_FS))
3548 if (!rmode_segment_valid(vcpu, VCPU_SREG_GS))
3551 /* protected mode guest state checks */
3552 if (!cs_ss_rpl_check(vcpu))
3554 if (!code_segment_valid(vcpu))
3556 if (!stack_segment_valid(vcpu))
3558 if (!data_segment_valid(vcpu, VCPU_SREG_DS))
3560 if (!data_segment_valid(vcpu, VCPU_SREG_ES))
3562 if (!data_segment_valid(vcpu, VCPU_SREG_FS))
3564 if (!data_segment_valid(vcpu, VCPU_SREG_GS))
3566 if (!tr_valid(vcpu))
3568 if (!ldtr_valid(vcpu))
3572 * - Add checks on RIP
3573 * - Add checks on RFLAGS
3579 static int init_rmode_tss(struct kvm *kvm, void __user *ua)
3581 const void *zero_page = (const void *) __va(page_to_phys(ZERO_PAGE(0)));
3585 for (i = 0; i < 3; i++) {
3586 if (__copy_to_user(ua + PAGE_SIZE * i, zero_page, PAGE_SIZE))
3590 data = TSS_BASE_SIZE + TSS_REDIRECTION_SIZE;
3591 if (__copy_to_user(ua + TSS_IOPB_BASE_OFFSET, &data, sizeof(u16)))
3595 if (__copy_to_user(ua + RMODE_TSS_SIZE - 1, &data, sizeof(u8)))
3601 static int init_rmode_identity_map(struct kvm *kvm)
3603 struct kvm_vmx *kvm_vmx = to_kvm_vmx(kvm);
3608 /* Protect kvm_vmx->ept_identity_pagetable_done. */
3609 mutex_lock(&kvm->slots_lock);
3611 if (likely(kvm_vmx->ept_identity_pagetable_done))
3614 if (!kvm_vmx->ept_identity_map_addr)
3615 kvm_vmx->ept_identity_map_addr = VMX_EPT_IDENTITY_PAGETABLE_ADDR;
3617 uaddr = __x86_set_memory_region(kvm,
3618 IDENTITY_PAGETABLE_PRIVATE_MEMSLOT,
3619 kvm_vmx->ept_identity_map_addr,
3621 if (IS_ERR(uaddr)) {
3626 /* Set up identity-mapping pagetable for EPT in real mode */
3627 for (i = 0; i < PT32_ENT_PER_PAGE; i++) {
3628 tmp = (i << 22) + (_PAGE_PRESENT | _PAGE_RW | _PAGE_USER |
3629 _PAGE_ACCESSED | _PAGE_DIRTY | _PAGE_PSE);
3630 if (__copy_to_user(uaddr + i * sizeof(tmp), &tmp, sizeof(tmp))) {
3635 kvm_vmx->ept_identity_pagetable_done = true;
3638 mutex_unlock(&kvm->slots_lock);
3642 static void seg_setup(int seg)
3644 const struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
3647 vmcs_write16(sf->selector, 0);
3648 vmcs_writel(sf->base, 0);
3649 vmcs_write32(sf->limit, 0xffff);
3651 if (seg == VCPU_SREG_CS)
3652 ar |= 0x08; /* code segment */
3654 vmcs_write32(sf->ar_bytes, ar);
3657 static int alloc_apic_access_page(struct kvm *kvm)
3663 mutex_lock(&kvm->slots_lock);
3664 if (kvm->arch.apic_access_memslot_enabled)
3666 hva = __x86_set_memory_region(kvm, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT,
3667 APIC_DEFAULT_PHYS_BASE, PAGE_SIZE);
3673 page = gfn_to_page(kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT);
3674 if (is_error_page(page)) {
3680 * Do not pin the page in memory, so that memory hot-unplug
3681 * is able to migrate it.
3684 kvm->arch.apic_access_memslot_enabled = true;
3686 mutex_unlock(&kvm->slots_lock);
3690 int allocate_vpid(void)
3696 spin_lock(&vmx_vpid_lock);
3697 vpid = find_first_zero_bit(vmx_vpid_bitmap, VMX_NR_VPIDS);
3698 if (vpid < VMX_NR_VPIDS)
3699 __set_bit(vpid, vmx_vpid_bitmap);
3702 spin_unlock(&vmx_vpid_lock);
3706 void free_vpid(int vpid)
3708 if (!enable_vpid || vpid == 0)
3710 spin_lock(&vmx_vpid_lock);
3711 __clear_bit(vpid, vmx_vpid_bitmap);
3712 spin_unlock(&vmx_vpid_lock);
3715 static void vmx_msr_bitmap_l01_changed(struct vcpu_vmx *vmx)
3718 * When KVM is a nested hypervisor on top of Hyper-V and uses
3719 * 'Enlightened MSR Bitmap' feature L0 needs to know that MSR
3720 * bitmap has changed.
3722 if (static_branch_unlikely(&enable_evmcs))
3723 evmcs_touch_msr_bitmap();
3725 vmx->nested.force_msr_bitmap_recalc = true;
3728 void vmx_disable_intercept_for_msr(struct kvm_vcpu *vcpu, u32 msr, int type)
3730 struct vcpu_vmx *vmx = to_vmx(vcpu);
3731 unsigned long *msr_bitmap = vmx->vmcs01.msr_bitmap;
3733 if (!cpu_has_vmx_msr_bitmap())
3736 vmx_msr_bitmap_l01_changed(vmx);
3739 * Mark the desired intercept state in shadow bitmap, this is needed
3740 * for resync when the MSR filters change.
3742 if (is_valid_passthrough_msr(msr)) {
3743 int idx = possible_passthrough_msr_slot(msr);
3745 if (idx != -ENOENT) {
3746 if (type & MSR_TYPE_R)
3747 clear_bit(idx, vmx->shadow_msr_intercept.read);
3748 if (type & MSR_TYPE_W)
3749 clear_bit(idx, vmx->shadow_msr_intercept.write);
3753 if ((type & MSR_TYPE_R) &&
3754 !kvm_msr_allowed(vcpu, msr, KVM_MSR_FILTER_READ)) {
3755 vmx_set_msr_bitmap_read(msr_bitmap, msr);
3756 type &= ~MSR_TYPE_R;
3759 if ((type & MSR_TYPE_W) &&
3760 !kvm_msr_allowed(vcpu, msr, KVM_MSR_FILTER_WRITE)) {
3761 vmx_set_msr_bitmap_write(msr_bitmap, msr);
3762 type &= ~MSR_TYPE_W;
3765 if (type & MSR_TYPE_R)
3766 vmx_clear_msr_bitmap_read(msr_bitmap, msr);
3768 if (type & MSR_TYPE_W)
3769 vmx_clear_msr_bitmap_write(msr_bitmap, msr);
3772 void vmx_enable_intercept_for_msr(struct kvm_vcpu *vcpu, u32 msr, int type)
3774 struct vcpu_vmx *vmx = to_vmx(vcpu);
3775 unsigned long *msr_bitmap = vmx->vmcs01.msr_bitmap;
3777 if (!cpu_has_vmx_msr_bitmap())
3780 vmx_msr_bitmap_l01_changed(vmx);
3783 * Mark the desired intercept state in shadow bitmap, this is needed
3784 * for resync when the MSR filter changes.
3786 if (is_valid_passthrough_msr(msr)) {
3787 int idx = possible_passthrough_msr_slot(msr);
3789 if (idx != -ENOENT) {
3790 if (type & MSR_TYPE_R)
3791 set_bit(idx, vmx->shadow_msr_intercept.read);
3792 if (type & MSR_TYPE_W)
3793 set_bit(idx, vmx->shadow_msr_intercept.write);
3797 if (type & MSR_TYPE_R)
3798 vmx_set_msr_bitmap_read(msr_bitmap, msr);
3800 if (type & MSR_TYPE_W)
3801 vmx_set_msr_bitmap_write(msr_bitmap, msr);
3804 static void vmx_reset_x2apic_msrs(struct kvm_vcpu *vcpu, u8 mode)
3806 unsigned long *msr_bitmap = to_vmx(vcpu)->vmcs01.msr_bitmap;
3807 unsigned long read_intercept;
3810 read_intercept = (mode & MSR_BITMAP_MODE_X2APIC_APICV) ? 0 : ~0;
3812 for (msr = 0x800; msr <= 0x8ff; msr += BITS_PER_LONG) {
3813 unsigned int read_idx = msr / BITS_PER_LONG;
3814 unsigned int write_idx = read_idx + (0x800 / sizeof(long));
3816 msr_bitmap[read_idx] = read_intercept;
3817 msr_bitmap[write_idx] = ~0ul;
3821 static void vmx_update_msr_bitmap_x2apic(struct kvm_vcpu *vcpu)
3823 struct vcpu_vmx *vmx = to_vmx(vcpu);
3826 if (!cpu_has_vmx_msr_bitmap())
3829 if (cpu_has_secondary_exec_ctrls() &&
3830 (secondary_exec_controls_get(vmx) &
3831 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE)) {
3832 mode = MSR_BITMAP_MODE_X2APIC;
3833 if (enable_apicv && kvm_vcpu_apicv_active(vcpu))
3834 mode |= MSR_BITMAP_MODE_X2APIC_APICV;
3839 if (mode == vmx->x2apic_msr_bitmap_mode)
3842 vmx->x2apic_msr_bitmap_mode = mode;
3844 vmx_reset_x2apic_msrs(vcpu, mode);
3847 * TPR reads and writes can be virtualized even if virtual interrupt
3848 * delivery is not in use.
3850 vmx_set_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TASKPRI), MSR_TYPE_RW,
3851 !(mode & MSR_BITMAP_MODE_X2APIC));
3853 if (mode & MSR_BITMAP_MODE_X2APIC_APICV) {
3854 vmx_enable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TMCCT), MSR_TYPE_RW);
3855 vmx_disable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_EOI), MSR_TYPE_W);
3856 vmx_disable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_SELF_IPI), MSR_TYPE_W);
3860 void pt_update_intercept_for_msr(struct kvm_vcpu *vcpu)
3862 struct vcpu_vmx *vmx = to_vmx(vcpu);
3863 bool flag = !(vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN);
3866 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_STATUS, MSR_TYPE_RW, flag);
3867 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_BASE, MSR_TYPE_RW, flag);
3868 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_MASK, MSR_TYPE_RW, flag);
3869 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_CR3_MATCH, MSR_TYPE_RW, flag);
3870 for (i = 0; i < vmx->pt_desc.num_address_ranges; i++) {
3871 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_ADDR0_A + i * 2, MSR_TYPE_RW, flag);
3872 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_ADDR0_B + i * 2, MSR_TYPE_RW, flag);
3876 static bool vmx_guest_apic_has_interrupt(struct kvm_vcpu *vcpu)
3878 struct vcpu_vmx *vmx = to_vmx(vcpu);
3883 if (WARN_ON_ONCE(!is_guest_mode(vcpu)) ||
3884 !nested_cpu_has_vid(get_vmcs12(vcpu)) ||
3885 WARN_ON_ONCE(!vmx->nested.virtual_apic_map.gfn))
3888 rvi = vmx_get_rvi();
3890 vapic_page = vmx->nested.virtual_apic_map.hva;
3891 vppr = *((u32 *)(vapic_page + APIC_PROCPRI));
3893 return ((rvi & 0xf0) > (vppr & 0xf0));
3896 static void vmx_msr_filter_changed(struct kvm_vcpu *vcpu)
3898 struct vcpu_vmx *vmx = to_vmx(vcpu);
3902 * Set intercept permissions for all potentially passed through MSRs
3903 * again. They will automatically get filtered through the MSR filter,
3904 * so we are back in sync after this.
3906 for (i = 0; i < ARRAY_SIZE(vmx_possible_passthrough_msrs); i++) {
3907 u32 msr = vmx_possible_passthrough_msrs[i];
3908 bool read = test_bit(i, vmx->shadow_msr_intercept.read);
3909 bool write = test_bit(i, vmx->shadow_msr_intercept.write);
3911 vmx_set_intercept_for_msr(vcpu, msr, MSR_TYPE_R, read);
3912 vmx_set_intercept_for_msr(vcpu, msr, MSR_TYPE_W, write);
3915 pt_update_intercept_for_msr(vcpu);
3918 static inline void kvm_vcpu_trigger_posted_interrupt(struct kvm_vcpu *vcpu,
3922 if (vcpu->mode == IN_GUEST_MODE) {
3924 * The vector of the virtual has already been set in the PIR.
3925 * Send a notification event to deliver the virtual interrupt
3926 * unless the vCPU is the currently running vCPU, i.e. the
3927 * event is being sent from a fastpath VM-Exit handler, in
3928 * which case the PIR will be synced to the vIRR before
3929 * re-entering the guest.
3931 * When the target is not the running vCPU, the following
3932 * possibilities emerge:
3934 * Case 1: vCPU stays in non-root mode. Sending a notification
3935 * event posts the interrupt to the vCPU.
3937 * Case 2: vCPU exits to root mode and is still runnable. The
3938 * PIR will be synced to the vIRR before re-entering the guest.
3939 * Sending a notification event is ok as the host IRQ handler
3940 * will ignore the spurious event.
3942 * Case 3: vCPU exits to root mode and is blocked. vcpu_block()
3943 * has already synced PIR to vIRR and never blocks the vCPU if
3944 * the vIRR is not empty. Therefore, a blocked vCPU here does
3945 * not wait for any requested interrupts in PIR, and sending a
3946 * notification event also results in a benign, spurious event.
3949 if (vcpu != kvm_get_running_vcpu())
3950 apic->send_IPI_mask(get_cpu_mask(vcpu->cpu), pi_vec);
3955 * The vCPU isn't in the guest; wake the vCPU in case it is blocking,
3956 * otherwise do nothing as KVM will grab the highest priority pending
3957 * IRQ via ->sync_pir_to_irr() in vcpu_enter_guest().
3959 kvm_vcpu_wake_up(vcpu);
3962 static int vmx_deliver_nested_posted_interrupt(struct kvm_vcpu *vcpu,
3965 struct vcpu_vmx *vmx = to_vmx(vcpu);
3967 if (is_guest_mode(vcpu) &&
3968 vector == vmx->nested.posted_intr_nv) {
3970 * If a posted intr is not recognized by hardware,
3971 * we will accomplish it in the next vmentry.
3973 vmx->nested.pi_pending = true;
3974 kvm_make_request(KVM_REQ_EVENT, vcpu);
3977 * This pairs with the smp_mb_*() after setting vcpu->mode in
3978 * vcpu_enter_guest() to guarantee the vCPU sees the event
3979 * request if triggering a posted interrupt "fails" because
3980 * vcpu->mode != IN_GUEST_MODE. The extra barrier is needed as
3981 * the smb_wmb() in kvm_make_request() only ensures everything
3982 * done before making the request is visible when the request
3983 * is visible, it doesn't ensure ordering between the store to
3984 * vcpu->requests and the load from vcpu->mode.
3986 smp_mb__after_atomic();
3988 /* the PIR and ON have been set by L1. */
3989 kvm_vcpu_trigger_posted_interrupt(vcpu, POSTED_INTR_NESTED_VECTOR);
3995 * Send interrupt to vcpu via posted interrupt way.
3996 * 1. If target vcpu is running(non-root mode), send posted interrupt
3997 * notification to vcpu and hardware will sync PIR to vIRR atomically.
3998 * 2. If target vcpu isn't running(root mode), kick it to pick up the
3999 * interrupt from PIR in next vmentry.
4001 static int vmx_deliver_posted_interrupt(struct kvm_vcpu *vcpu, int vector)
4003 struct vcpu_vmx *vmx = to_vmx(vcpu);
4006 r = vmx_deliver_nested_posted_interrupt(vcpu, vector);
4010 if (!vcpu->arch.apicv_active)
4013 if (pi_test_and_set_pir(vector, &vmx->pi_desc))
4016 /* If a previous notification has sent the IPI, nothing to do. */
4017 if (pi_test_and_set_on(&vmx->pi_desc))
4021 * The implied barrier in pi_test_and_set_on() pairs with the smp_mb_*()
4022 * after setting vcpu->mode in vcpu_enter_guest(), thus the vCPU is
4023 * guaranteed to see PID.ON=1 and sync the PIR to IRR if triggering a
4024 * posted interrupt "fails" because vcpu->mode != IN_GUEST_MODE.
4026 kvm_vcpu_trigger_posted_interrupt(vcpu, POSTED_INTR_VECTOR);
4030 static void vmx_deliver_interrupt(struct kvm_lapic *apic, int delivery_mode,
4031 int trig_mode, int vector)
4033 struct kvm_vcpu *vcpu = apic->vcpu;
4035 if (vmx_deliver_posted_interrupt(vcpu, vector)) {
4036 kvm_lapic_set_irr(vector, apic);
4037 kvm_make_request(KVM_REQ_EVENT, vcpu);
4038 kvm_vcpu_kick(vcpu);
4040 trace_kvm_apicv_accept_irq(vcpu->vcpu_id, delivery_mode,
4046 * Set up the vmcs's constant host-state fields, i.e., host-state fields that
4047 * will not change in the lifetime of the guest.
4048 * Note that host-state that does change is set elsewhere. E.g., host-state
4049 * that is set differently for each CPU is set in vmx_vcpu_load(), not here.
4051 void vmx_set_constant_host_state(struct vcpu_vmx *vmx)
4055 unsigned long cr0, cr3, cr4;
4058 WARN_ON(cr0 & X86_CR0_TS);
4059 vmcs_writel(HOST_CR0, cr0); /* 22.2.3 */
4062 * Save the most likely value for this task's CR3 in the VMCS.
4063 * We can't use __get_current_cr3_fast() because we're not atomic.
4066 vmcs_writel(HOST_CR3, cr3); /* 22.2.3 FIXME: shadow tables */
4067 vmx->loaded_vmcs->host_state.cr3 = cr3;
4069 /* Save the most likely value for this task's CR4 in the VMCS. */
4070 cr4 = cr4_read_shadow();
4071 vmcs_writel(HOST_CR4, cr4); /* 22.2.3, 22.2.5 */
4072 vmx->loaded_vmcs->host_state.cr4 = cr4;
4074 vmcs_write16(HOST_CS_SELECTOR, __KERNEL_CS); /* 22.2.4 */
4075 #ifdef CONFIG_X86_64
4077 * Load null selectors, so we can avoid reloading them in
4078 * vmx_prepare_switch_to_host(), in case userspace uses
4079 * the null selectors too (the expected case).
4081 vmcs_write16(HOST_DS_SELECTOR, 0);
4082 vmcs_write16(HOST_ES_SELECTOR, 0);
4084 vmcs_write16(HOST_DS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
4085 vmcs_write16(HOST_ES_SELECTOR, __KERNEL_DS); /* 22.2.4 */
4087 vmcs_write16(HOST_SS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
4088 vmcs_write16(HOST_TR_SELECTOR, GDT_ENTRY_TSS*8); /* 22.2.4 */
4090 vmcs_writel(HOST_IDTR_BASE, host_idt_base); /* 22.2.4 */
4092 vmcs_writel(HOST_RIP, (unsigned long)vmx_vmexit); /* 22.2.5 */
4094 rdmsr(MSR_IA32_SYSENTER_CS, low32, high32);
4095 vmcs_write32(HOST_IA32_SYSENTER_CS, low32);
4098 * SYSENTER is used for 32-bit system calls on either 32-bit or
4099 * 64-bit kernels. It is always zero If neither is allowed, otherwise
4100 * vmx_vcpu_load_vmcs loads it with the per-CPU entry stack (and may
4101 * have already done so!).
4103 if (!IS_ENABLED(CONFIG_IA32_EMULATION) && !IS_ENABLED(CONFIG_X86_32))
4104 vmcs_writel(HOST_IA32_SYSENTER_ESP, 0);
4106 rdmsrl(MSR_IA32_SYSENTER_EIP, tmpl);
4107 vmcs_writel(HOST_IA32_SYSENTER_EIP, tmpl); /* 22.2.3 */
4109 if (vmcs_config.vmexit_ctrl & VM_EXIT_LOAD_IA32_PAT) {
4110 rdmsr(MSR_IA32_CR_PAT, low32, high32);
4111 vmcs_write64(HOST_IA32_PAT, low32 | ((u64) high32 << 32));
4114 if (cpu_has_load_ia32_efer())
4115 vmcs_write64(HOST_IA32_EFER, host_efer);
4118 void set_cr4_guest_host_mask(struct vcpu_vmx *vmx)
4120 struct kvm_vcpu *vcpu = &vmx->vcpu;
4122 vcpu->arch.cr4_guest_owned_bits = KVM_POSSIBLE_CR4_GUEST_BITS &
4123 ~vcpu->arch.cr4_guest_rsvd_bits;
4125 vcpu->arch.cr4_guest_owned_bits &= ~X86_CR4_TLBFLUSH_BITS;
4126 vcpu->arch.cr4_guest_owned_bits &= ~X86_CR4_PDPTR_BITS;
4128 if (is_guest_mode(&vmx->vcpu))
4129 vcpu->arch.cr4_guest_owned_bits &=
4130 ~get_vmcs12(vcpu)->cr4_guest_host_mask;
4131 vmcs_writel(CR4_GUEST_HOST_MASK, ~vcpu->arch.cr4_guest_owned_bits);
4134 static u32 vmx_pin_based_exec_ctrl(struct vcpu_vmx *vmx)
4136 u32 pin_based_exec_ctrl = vmcs_config.pin_based_exec_ctrl;
4138 if (!kvm_vcpu_apicv_active(&vmx->vcpu))
4139 pin_based_exec_ctrl &= ~PIN_BASED_POSTED_INTR;
4142 pin_based_exec_ctrl &= ~PIN_BASED_VIRTUAL_NMIS;
4144 if (!enable_preemption_timer)
4145 pin_based_exec_ctrl &= ~PIN_BASED_VMX_PREEMPTION_TIMER;
4147 return pin_based_exec_ctrl;
4150 static u32 vmx_vmentry_ctrl(void)
4152 u32 vmentry_ctrl = vmcs_config.vmentry_ctrl;
4154 if (vmx_pt_mode_is_system())
4155 vmentry_ctrl &= ~(VM_ENTRY_PT_CONCEAL_PIP |
4156 VM_ENTRY_LOAD_IA32_RTIT_CTL);
4157 /* Loading of EFER and PERF_GLOBAL_CTRL are toggled dynamically */
4158 return vmentry_ctrl &
4159 ~(VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VM_ENTRY_LOAD_IA32_EFER);
4162 static u32 vmx_vmexit_ctrl(void)
4164 u32 vmexit_ctrl = vmcs_config.vmexit_ctrl;
4166 if (vmx_pt_mode_is_system())
4167 vmexit_ctrl &= ~(VM_EXIT_PT_CONCEAL_PIP |
4168 VM_EXIT_CLEAR_IA32_RTIT_CTL);
4169 /* Loading of EFER and PERF_GLOBAL_CTRL are toggled dynamically */
4170 return vmexit_ctrl &
4171 ~(VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL | VM_EXIT_LOAD_IA32_EFER);
4174 static void vmx_refresh_apicv_exec_ctrl(struct kvm_vcpu *vcpu)
4176 struct vcpu_vmx *vmx = to_vmx(vcpu);
4178 pin_controls_set(vmx, vmx_pin_based_exec_ctrl(vmx));
4179 if (cpu_has_secondary_exec_ctrls()) {
4180 if (kvm_vcpu_apicv_active(vcpu))
4181 secondary_exec_controls_setbit(vmx,
4182 SECONDARY_EXEC_APIC_REGISTER_VIRT |
4183 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY);
4185 secondary_exec_controls_clearbit(vmx,
4186 SECONDARY_EXEC_APIC_REGISTER_VIRT |
4187 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY);
4190 vmx_update_msr_bitmap_x2apic(vcpu);
4193 static u32 vmx_exec_control(struct vcpu_vmx *vmx)
4195 u32 exec_control = vmcs_config.cpu_based_exec_ctrl;
4197 if (vmx->vcpu.arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT)
4198 exec_control &= ~CPU_BASED_MOV_DR_EXITING;
4200 if (!cpu_need_tpr_shadow(&vmx->vcpu)) {
4201 exec_control &= ~CPU_BASED_TPR_SHADOW;
4202 #ifdef CONFIG_X86_64
4203 exec_control |= CPU_BASED_CR8_STORE_EXITING |
4204 CPU_BASED_CR8_LOAD_EXITING;
4208 exec_control |= CPU_BASED_CR3_STORE_EXITING |
4209 CPU_BASED_CR3_LOAD_EXITING |
4210 CPU_BASED_INVLPG_EXITING;
4211 if (kvm_mwait_in_guest(vmx->vcpu.kvm))
4212 exec_control &= ~(CPU_BASED_MWAIT_EXITING |
4213 CPU_BASED_MONITOR_EXITING);
4214 if (kvm_hlt_in_guest(vmx->vcpu.kvm))
4215 exec_control &= ~CPU_BASED_HLT_EXITING;
4216 return exec_control;
4220 * Adjust a single secondary execution control bit to intercept/allow an
4221 * instruction in the guest. This is usually done based on whether or not a
4222 * feature has been exposed to the guest in order to correctly emulate faults.
4225 vmx_adjust_secondary_exec_control(struct vcpu_vmx *vmx, u32 *exec_control,
4226 u32 control, bool enabled, bool exiting)
4229 * If the control is for an opt-in feature, clear the control if the
4230 * feature is not exposed to the guest, i.e. not enabled. If the
4231 * control is opt-out, i.e. an exiting control, clear the control if
4232 * the feature _is_ exposed to the guest, i.e. exiting/interception is
4233 * disabled for the associated instruction. Note, the caller is
4234 * responsible presetting exec_control to set all supported bits.
4236 if (enabled == exiting)
4237 *exec_control &= ~control;
4240 * Update the nested MSR settings so that a nested VMM can/can't set
4241 * controls for features that are/aren't exposed to the guest.
4245 vmx->nested.msrs.secondary_ctls_high |= control;
4247 vmx->nested.msrs.secondary_ctls_high &= ~control;
4252 * Wrapper macro for the common case of adjusting a secondary execution control
4253 * based on a single guest CPUID bit, with a dedicated feature bit. This also
4254 * verifies that the control is actually supported by KVM and hardware.
4256 #define vmx_adjust_sec_exec_control(vmx, exec_control, name, feat_name, ctrl_name, exiting) \
4260 if (cpu_has_vmx_##name()) { \
4261 __enabled = guest_cpuid_has(&(vmx)->vcpu, \
4262 X86_FEATURE_##feat_name); \
4263 vmx_adjust_secondary_exec_control(vmx, exec_control, \
4264 SECONDARY_EXEC_##ctrl_name, __enabled, exiting); \
4268 /* More macro magic for ENABLE_/opt-in versus _EXITING/opt-out controls. */
4269 #define vmx_adjust_sec_exec_feature(vmx, exec_control, lname, uname) \
4270 vmx_adjust_sec_exec_control(vmx, exec_control, lname, uname, ENABLE_##uname, false)
4272 #define vmx_adjust_sec_exec_exiting(vmx, exec_control, lname, uname) \
4273 vmx_adjust_sec_exec_control(vmx, exec_control, lname, uname, uname##_EXITING, true)
4275 static u32 vmx_secondary_exec_control(struct vcpu_vmx *vmx)
4277 struct kvm_vcpu *vcpu = &vmx->vcpu;
4279 u32 exec_control = vmcs_config.cpu_based_2nd_exec_ctrl;
4281 if (vmx_pt_mode_is_system())
4282 exec_control &= ~(SECONDARY_EXEC_PT_USE_GPA | SECONDARY_EXEC_PT_CONCEAL_VMX);
4283 if (!cpu_need_virtualize_apic_accesses(vcpu))
4284 exec_control &= ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
4286 exec_control &= ~SECONDARY_EXEC_ENABLE_VPID;
4288 exec_control &= ~SECONDARY_EXEC_ENABLE_EPT;
4289 enable_unrestricted_guest = 0;
4291 if (!enable_unrestricted_guest)
4292 exec_control &= ~SECONDARY_EXEC_UNRESTRICTED_GUEST;
4293 if (kvm_pause_in_guest(vmx->vcpu.kvm))
4294 exec_control &= ~SECONDARY_EXEC_PAUSE_LOOP_EXITING;
4295 if (!kvm_vcpu_apicv_active(vcpu))
4296 exec_control &= ~(SECONDARY_EXEC_APIC_REGISTER_VIRT |
4297 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY);
4298 exec_control &= ~SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE;
4300 /* SECONDARY_EXEC_DESC is enabled/disabled on writes to CR4.UMIP,
4301 * in vmx_set_cr4. */
4302 exec_control &= ~SECONDARY_EXEC_DESC;
4304 /* SECONDARY_EXEC_SHADOW_VMCS is enabled when L1 executes VMPTRLD
4306 We can NOT enable shadow_vmcs here because we don't have yet
4309 exec_control &= ~SECONDARY_EXEC_SHADOW_VMCS;
4312 * PML is enabled/disabled when dirty logging of memsmlots changes, but
4313 * it needs to be set here when dirty logging is already active, e.g.
4314 * if this vCPU was created after dirty logging was enabled.
4316 if (!vcpu->kvm->arch.cpu_dirty_logging_count)
4317 exec_control &= ~SECONDARY_EXEC_ENABLE_PML;
4319 if (cpu_has_vmx_xsaves()) {
4320 /* Exposing XSAVES only when XSAVE is exposed */
4321 bool xsaves_enabled =
4322 boot_cpu_has(X86_FEATURE_XSAVE) &&
4323 guest_cpuid_has(vcpu, X86_FEATURE_XSAVE) &&
4324 guest_cpuid_has(vcpu, X86_FEATURE_XSAVES);
4326 vcpu->arch.xsaves_enabled = xsaves_enabled;
4328 vmx_adjust_secondary_exec_control(vmx, &exec_control,
4329 SECONDARY_EXEC_XSAVES,
4330 xsaves_enabled, false);
4334 * RDPID is also gated by ENABLE_RDTSCP, turn on the control if either
4335 * feature is exposed to the guest. This creates a virtualization hole
4336 * if both are supported in hardware but only one is exposed to the
4337 * guest, but letting the guest execute RDTSCP or RDPID when either one
4338 * is advertised is preferable to emulating the advertised instruction
4339 * in KVM on #UD, and obviously better than incorrectly injecting #UD.
4341 if (cpu_has_vmx_rdtscp()) {
4342 bool rdpid_or_rdtscp_enabled =
4343 guest_cpuid_has(vcpu, X86_FEATURE_RDTSCP) ||
4344 guest_cpuid_has(vcpu, X86_FEATURE_RDPID);
4346 vmx_adjust_secondary_exec_control(vmx, &exec_control,
4347 SECONDARY_EXEC_ENABLE_RDTSCP,
4348 rdpid_or_rdtscp_enabled, false);
4350 vmx_adjust_sec_exec_feature(vmx, &exec_control, invpcid, INVPCID);
4352 vmx_adjust_sec_exec_exiting(vmx, &exec_control, rdrand, RDRAND);
4353 vmx_adjust_sec_exec_exiting(vmx, &exec_control, rdseed, RDSEED);
4355 vmx_adjust_sec_exec_control(vmx, &exec_control, waitpkg, WAITPKG,
4356 ENABLE_USR_WAIT_PAUSE, false);
4358 if (!vcpu->kvm->arch.bus_lock_detection_enabled)
4359 exec_control &= ~SECONDARY_EXEC_BUS_LOCK_DETECTION;
4361 return exec_control;
4364 #define VMX_XSS_EXIT_BITMAP 0
4366 static void init_vmcs(struct vcpu_vmx *vmx)
4369 nested_vmx_set_vmcs_shadowing_bitmap();
4371 if (cpu_has_vmx_msr_bitmap())
4372 vmcs_write64(MSR_BITMAP, __pa(vmx->vmcs01.msr_bitmap));
4374 vmcs_write64(VMCS_LINK_POINTER, INVALID_GPA); /* 22.3.1.5 */
4377 pin_controls_set(vmx, vmx_pin_based_exec_ctrl(vmx));
4379 exec_controls_set(vmx, vmx_exec_control(vmx));
4381 if (cpu_has_secondary_exec_ctrls())
4382 secondary_exec_controls_set(vmx, vmx_secondary_exec_control(vmx));
4384 if (kvm_vcpu_apicv_active(&vmx->vcpu)) {
4385 vmcs_write64(EOI_EXIT_BITMAP0, 0);
4386 vmcs_write64(EOI_EXIT_BITMAP1, 0);
4387 vmcs_write64(EOI_EXIT_BITMAP2, 0);
4388 vmcs_write64(EOI_EXIT_BITMAP3, 0);
4390 vmcs_write16(GUEST_INTR_STATUS, 0);
4392 vmcs_write16(POSTED_INTR_NV, POSTED_INTR_VECTOR);
4393 vmcs_write64(POSTED_INTR_DESC_ADDR, __pa((&vmx->pi_desc)));
4396 if (!kvm_pause_in_guest(vmx->vcpu.kvm)) {
4397 vmcs_write32(PLE_GAP, ple_gap);
4398 vmx->ple_window = ple_window;
4399 vmx->ple_window_dirty = true;
4402 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK, 0);
4403 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH, 0);
4404 vmcs_write32(CR3_TARGET_COUNT, 0); /* 22.2.1 */
4406 vmcs_write16(HOST_FS_SELECTOR, 0); /* 22.2.4 */
4407 vmcs_write16(HOST_GS_SELECTOR, 0); /* 22.2.4 */
4408 vmx_set_constant_host_state(vmx);
4409 vmcs_writel(HOST_FS_BASE, 0); /* 22.2.4 */
4410 vmcs_writel(HOST_GS_BASE, 0); /* 22.2.4 */
4412 if (cpu_has_vmx_vmfunc())
4413 vmcs_write64(VM_FUNCTION_CONTROL, 0);
4415 vmcs_write32(VM_EXIT_MSR_STORE_COUNT, 0);
4416 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, 0);
4417 vmcs_write64(VM_EXIT_MSR_LOAD_ADDR, __pa(vmx->msr_autoload.host.val));
4418 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, 0);
4419 vmcs_write64(VM_ENTRY_MSR_LOAD_ADDR, __pa(vmx->msr_autoload.guest.val));
4421 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT)
4422 vmcs_write64(GUEST_IA32_PAT, vmx->vcpu.arch.pat);
4424 vm_exit_controls_set(vmx, vmx_vmexit_ctrl());
4426 /* 22.2.1, 20.8.1 */
4427 vm_entry_controls_set(vmx, vmx_vmentry_ctrl());
4429 vmx->vcpu.arch.cr0_guest_owned_bits = KVM_POSSIBLE_CR0_GUEST_BITS;
4430 vmcs_writel(CR0_GUEST_HOST_MASK, ~vmx->vcpu.arch.cr0_guest_owned_bits);
4432 set_cr4_guest_host_mask(vmx);
4435 vmcs_write16(VIRTUAL_PROCESSOR_ID, vmx->vpid);
4437 if (cpu_has_vmx_xsaves())
4438 vmcs_write64(XSS_EXIT_BITMAP, VMX_XSS_EXIT_BITMAP);
4441 vmcs_write64(PML_ADDRESS, page_to_phys(vmx->pml_pg));
4442 vmcs_write16(GUEST_PML_INDEX, PML_ENTITY_NUM - 1);
4445 vmx_write_encls_bitmap(&vmx->vcpu, NULL);
4447 if (vmx_pt_mode_is_host_guest()) {
4448 memset(&vmx->pt_desc, 0, sizeof(vmx->pt_desc));
4449 /* Bit[6~0] are forced to 1, writes are ignored. */
4450 vmx->pt_desc.guest.output_mask = 0x7F;
4451 vmcs_write64(GUEST_IA32_RTIT_CTL, 0);
4454 vmcs_write32(GUEST_SYSENTER_CS, 0);
4455 vmcs_writel(GUEST_SYSENTER_ESP, 0);
4456 vmcs_writel(GUEST_SYSENTER_EIP, 0);
4457 vmcs_write64(GUEST_IA32_DEBUGCTL, 0);
4459 if (cpu_has_vmx_tpr_shadow()) {
4460 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR, 0);
4461 if (cpu_need_tpr_shadow(&vmx->vcpu))
4462 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,
4463 __pa(vmx->vcpu.arch.apic->regs));
4464 vmcs_write32(TPR_THRESHOLD, 0);
4467 vmx_setup_uret_msrs(vmx);
4470 static void __vmx_vcpu_reset(struct kvm_vcpu *vcpu)
4472 struct vcpu_vmx *vmx = to_vmx(vcpu);
4477 memcpy(&vmx->nested.msrs, &vmcs_config.nested, sizeof(vmx->nested.msrs));
4479 vcpu_setup_sgx_lepubkeyhash(vcpu);
4481 vmx->nested.posted_intr_nv = -1;
4482 vmx->nested.vmxon_ptr = INVALID_GPA;
4483 vmx->nested.current_vmptr = INVALID_GPA;
4484 vmx->nested.hv_evmcs_vmptr = EVMPTR_INVALID;
4486 vcpu->arch.microcode_version = 0x100000000ULL;
4487 vmx->msr_ia32_feature_control_valid_bits = FEAT_CTL_LOCKED;
4490 * Enforce invariant: pi_desc.nv is always either POSTED_INTR_VECTOR
4491 * or POSTED_INTR_WAKEUP_VECTOR.
4493 vmx->pi_desc.nv = POSTED_INTR_VECTOR;
4494 vmx->pi_desc.sn = 1;
4497 static void vmx_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event)
4499 struct vcpu_vmx *vmx = to_vmx(vcpu);
4502 __vmx_vcpu_reset(vcpu);
4504 vmx->rmode.vm86_active = 0;
4507 vmx->msr_ia32_umwait_control = 0;
4509 vmx->hv_deadline_tsc = -1;
4510 kvm_set_cr8(vcpu, 0);
4512 vmx_segment_cache_clear(vmx);
4513 kvm_register_mark_available(vcpu, VCPU_EXREG_SEGMENTS);
4515 seg_setup(VCPU_SREG_CS);
4516 vmcs_write16(GUEST_CS_SELECTOR, 0xf000);
4517 vmcs_writel(GUEST_CS_BASE, 0xffff0000ul);
4519 seg_setup(VCPU_SREG_DS);
4520 seg_setup(VCPU_SREG_ES);
4521 seg_setup(VCPU_SREG_FS);
4522 seg_setup(VCPU_SREG_GS);
4523 seg_setup(VCPU_SREG_SS);
4525 vmcs_write16(GUEST_TR_SELECTOR, 0);
4526 vmcs_writel(GUEST_TR_BASE, 0);
4527 vmcs_write32(GUEST_TR_LIMIT, 0xffff);
4528 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
4530 vmcs_write16(GUEST_LDTR_SELECTOR, 0);
4531 vmcs_writel(GUEST_LDTR_BASE, 0);
4532 vmcs_write32(GUEST_LDTR_LIMIT, 0xffff);
4533 vmcs_write32(GUEST_LDTR_AR_BYTES, 0x00082);
4535 vmcs_writel(GUEST_GDTR_BASE, 0);
4536 vmcs_write32(GUEST_GDTR_LIMIT, 0xffff);
4538 vmcs_writel(GUEST_IDTR_BASE, 0);
4539 vmcs_write32(GUEST_IDTR_LIMIT, 0xffff);
4541 vmcs_write32(GUEST_ACTIVITY_STATE, GUEST_ACTIVITY_ACTIVE);
4542 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, 0);
4543 vmcs_writel(GUEST_PENDING_DBG_EXCEPTIONS, 0);
4544 if (kvm_mpx_supported())
4545 vmcs_write64(GUEST_BNDCFGS, 0);
4547 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0); /* 22.2.1 */
4549 kvm_make_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu);
4551 vpid_sync_context(vmx->vpid);
4554 static void vmx_enable_irq_window(struct kvm_vcpu *vcpu)
4556 exec_controls_setbit(to_vmx(vcpu), CPU_BASED_INTR_WINDOW_EXITING);
4559 static void vmx_enable_nmi_window(struct kvm_vcpu *vcpu)
4562 vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) & GUEST_INTR_STATE_STI) {
4563 vmx_enable_irq_window(vcpu);
4567 exec_controls_setbit(to_vmx(vcpu), CPU_BASED_NMI_WINDOW_EXITING);
4570 static void vmx_inject_irq(struct kvm_vcpu *vcpu)
4572 struct vcpu_vmx *vmx = to_vmx(vcpu);
4574 int irq = vcpu->arch.interrupt.nr;
4576 trace_kvm_inj_virq(irq);
4578 ++vcpu->stat.irq_injections;
4579 if (vmx->rmode.vm86_active) {
4581 if (vcpu->arch.interrupt.soft)
4582 inc_eip = vcpu->arch.event_exit_inst_len;
4583 kvm_inject_realmode_interrupt(vcpu, irq, inc_eip);
4586 intr = irq | INTR_INFO_VALID_MASK;
4587 if (vcpu->arch.interrupt.soft) {
4588 intr |= INTR_TYPE_SOFT_INTR;
4589 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN,
4590 vmx->vcpu.arch.event_exit_inst_len);
4592 intr |= INTR_TYPE_EXT_INTR;
4593 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr);
4595 vmx_clear_hlt(vcpu);
4598 static void vmx_inject_nmi(struct kvm_vcpu *vcpu)
4600 struct vcpu_vmx *vmx = to_vmx(vcpu);
4604 * Tracking the NMI-blocked state in software is built upon
4605 * finding the next open IRQ window. This, in turn, depends on
4606 * well-behaving guests: They have to keep IRQs disabled at
4607 * least as long as the NMI handler runs. Otherwise we may
4608 * cause NMI nesting, maybe breaking the guest. But as this is
4609 * highly unlikely, we can live with the residual risk.
4611 vmx->loaded_vmcs->soft_vnmi_blocked = 1;
4612 vmx->loaded_vmcs->vnmi_blocked_time = 0;
4615 ++vcpu->stat.nmi_injections;
4616 vmx->loaded_vmcs->nmi_known_unmasked = false;
4618 if (vmx->rmode.vm86_active) {
4619 kvm_inject_realmode_interrupt(vcpu, NMI_VECTOR, 0);
4623 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
4624 INTR_TYPE_NMI_INTR | INTR_INFO_VALID_MASK | NMI_VECTOR);
4626 vmx_clear_hlt(vcpu);
4629 bool vmx_get_nmi_mask(struct kvm_vcpu *vcpu)
4631 struct vcpu_vmx *vmx = to_vmx(vcpu);
4635 return vmx->loaded_vmcs->soft_vnmi_blocked;
4636 if (vmx->loaded_vmcs->nmi_known_unmasked)
4638 masked = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) & GUEST_INTR_STATE_NMI;
4639 vmx->loaded_vmcs->nmi_known_unmasked = !masked;
4643 void vmx_set_nmi_mask(struct kvm_vcpu *vcpu, bool masked)
4645 struct vcpu_vmx *vmx = to_vmx(vcpu);
4648 if (vmx->loaded_vmcs->soft_vnmi_blocked != masked) {
4649 vmx->loaded_vmcs->soft_vnmi_blocked = masked;
4650 vmx->loaded_vmcs->vnmi_blocked_time = 0;
4653 vmx->loaded_vmcs->nmi_known_unmasked = !masked;
4655 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
4656 GUEST_INTR_STATE_NMI);
4658 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
4659 GUEST_INTR_STATE_NMI);
4663 bool vmx_nmi_blocked(struct kvm_vcpu *vcpu)
4665 if (is_guest_mode(vcpu) && nested_exit_on_nmi(vcpu))
4668 if (!enable_vnmi && to_vmx(vcpu)->loaded_vmcs->soft_vnmi_blocked)
4671 return (vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) &
4672 (GUEST_INTR_STATE_MOV_SS | GUEST_INTR_STATE_STI |
4673 GUEST_INTR_STATE_NMI));
4676 static int vmx_nmi_allowed(struct kvm_vcpu *vcpu, bool for_injection)
4678 if (to_vmx(vcpu)->nested.nested_run_pending)
4681 /* An NMI must not be injected into L2 if it's supposed to VM-Exit. */
4682 if (for_injection && is_guest_mode(vcpu) && nested_exit_on_nmi(vcpu))
4685 return !vmx_nmi_blocked(vcpu);
4688 bool vmx_interrupt_blocked(struct kvm_vcpu *vcpu)
4690 if (is_guest_mode(vcpu) && nested_exit_on_intr(vcpu))
4693 return !(vmx_get_rflags(vcpu) & X86_EFLAGS_IF) ||
4694 (vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) &
4695 (GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS));
4698 static int vmx_interrupt_allowed(struct kvm_vcpu *vcpu, bool for_injection)
4700 if (to_vmx(vcpu)->nested.nested_run_pending)
4704 * An IRQ must not be injected into L2 if it's supposed to VM-Exit,
4705 * e.g. if the IRQ arrived asynchronously after checking nested events.
4707 if (for_injection && is_guest_mode(vcpu) && nested_exit_on_intr(vcpu))
4710 return !vmx_interrupt_blocked(vcpu);
4713 static int vmx_set_tss_addr(struct kvm *kvm, unsigned int addr)
4717 if (enable_unrestricted_guest)
4720 mutex_lock(&kvm->slots_lock);
4721 ret = __x86_set_memory_region(kvm, TSS_PRIVATE_MEMSLOT, addr,
4723 mutex_unlock(&kvm->slots_lock);
4726 return PTR_ERR(ret);
4728 to_kvm_vmx(kvm)->tss_addr = addr;
4730 return init_rmode_tss(kvm, ret);
4733 static int vmx_set_identity_map_addr(struct kvm *kvm, u64 ident_addr)
4735 to_kvm_vmx(kvm)->ept_identity_map_addr = ident_addr;
4739 static bool rmode_exception(struct kvm_vcpu *vcpu, int vec)
4744 * Update instruction length as we may reinject the exception
4745 * from user space while in guest debugging mode.
4747 to_vmx(vcpu)->vcpu.arch.event_exit_inst_len =
4748 vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
4749 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
4753 return !(vcpu->guest_debug &
4754 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP));
4768 static int handle_rmode_exception(struct kvm_vcpu *vcpu,
4769 int vec, u32 err_code)
4772 * Instruction with address size override prefix opcode 0x67
4773 * Cause the #SS fault with 0 error code in VM86 mode.
4775 if (((vec == GP_VECTOR) || (vec == SS_VECTOR)) && err_code == 0) {
4776 if (kvm_emulate_instruction(vcpu, 0)) {
4777 if (vcpu->arch.halt_request) {
4778 vcpu->arch.halt_request = 0;
4779 return kvm_emulate_halt_noskip(vcpu);
4787 * Forward all other exceptions that are valid in real mode.
4788 * FIXME: Breaks guest debugging in real mode, needs to be fixed with
4789 * the required debugging infrastructure rework.
4791 kvm_queue_exception(vcpu, vec);
4795 static int handle_machine_check(struct kvm_vcpu *vcpu)
4797 /* handled by vmx_vcpu_run() */
4802 * If the host has split lock detection disabled, then #AC is
4803 * unconditionally injected into the guest, which is the pre split lock
4804 * detection behaviour.
4806 * If the host has split lock detection enabled then #AC is
4807 * only injected into the guest when:
4808 * - Guest CPL == 3 (user mode)
4809 * - Guest has #AC detection enabled in CR0
4810 * - Guest EFLAGS has AC bit set
4812 bool vmx_guest_inject_ac(struct kvm_vcpu *vcpu)
4814 if (!boot_cpu_has(X86_FEATURE_SPLIT_LOCK_DETECT))
4817 return vmx_get_cpl(vcpu) == 3 && kvm_read_cr0_bits(vcpu, X86_CR0_AM) &&
4818 (kvm_get_rflags(vcpu) & X86_EFLAGS_AC);
4821 static int handle_exception_nmi(struct kvm_vcpu *vcpu)
4823 struct vcpu_vmx *vmx = to_vmx(vcpu);
4824 struct kvm_run *kvm_run = vcpu->run;
4825 u32 intr_info, ex_no, error_code;
4826 unsigned long cr2, dr6;
4829 vect_info = vmx->idt_vectoring_info;
4830 intr_info = vmx_get_intr_info(vcpu);
4832 if (is_machine_check(intr_info) || is_nmi(intr_info))
4833 return 1; /* handled by handle_exception_nmi_irqoff() */
4836 * Queue the exception here instead of in handle_nm_fault_irqoff().
4837 * This ensures the nested_vmx check is not skipped so vmexit can
4838 * be reflected to L1 (when it intercepts #NM) before reaching this
4841 if (is_nm_fault(intr_info)) {
4842 kvm_queue_exception(vcpu, NM_VECTOR);
4846 if (is_invalid_opcode(intr_info))
4847 return handle_ud(vcpu);
4850 if (intr_info & INTR_INFO_DELIVER_CODE_MASK)
4851 error_code = vmcs_read32(VM_EXIT_INTR_ERROR_CODE);
4853 if (!vmx->rmode.vm86_active && is_gp_fault(intr_info)) {
4854 WARN_ON_ONCE(!enable_vmware_backdoor);
4857 * VMware backdoor emulation on #GP interception only handles
4858 * IN{S}, OUT{S}, and RDPMC, none of which generate a non-zero
4859 * error code on #GP.
4862 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
4865 return kvm_emulate_instruction(vcpu, EMULTYPE_VMWARE_GP);
4869 * The #PF with PFEC.RSVD = 1 indicates the guest is accessing
4870 * MMIO, it is better to report an internal error.
4871 * See the comments in vmx_handle_exit.
4873 if ((vect_info & VECTORING_INFO_VALID_MASK) &&
4874 !(is_page_fault(intr_info) && !(error_code & PFERR_RSVD_MASK))) {
4875 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
4876 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_SIMUL_EX;
4877 vcpu->run->internal.ndata = 4;
4878 vcpu->run->internal.data[0] = vect_info;
4879 vcpu->run->internal.data[1] = intr_info;
4880 vcpu->run->internal.data[2] = error_code;
4881 vcpu->run->internal.data[3] = vcpu->arch.last_vmentry_cpu;
4885 if (is_page_fault(intr_info)) {
4886 cr2 = vmx_get_exit_qual(vcpu);
4887 if (enable_ept && !vcpu->arch.apf.host_apf_flags) {
4889 * EPT will cause page fault only if we need to
4890 * detect illegal GPAs.
4892 WARN_ON_ONCE(!allow_smaller_maxphyaddr);
4893 kvm_fixup_and_inject_pf_error(vcpu, cr2, error_code);
4896 return kvm_handle_page_fault(vcpu, error_code, cr2, NULL, 0);
4899 ex_no = intr_info & INTR_INFO_VECTOR_MASK;
4901 if (vmx->rmode.vm86_active && rmode_exception(vcpu, ex_no))
4902 return handle_rmode_exception(vcpu, ex_no, error_code);
4906 dr6 = vmx_get_exit_qual(vcpu);
4907 if (!(vcpu->guest_debug &
4908 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))) {
4910 * If the #DB was due to ICEBP, a.k.a. INT1, skip the
4911 * instruction. ICEBP generates a trap-like #DB, but
4912 * despite its interception control being tied to #DB,
4913 * is an instruction intercept, i.e. the VM-Exit occurs
4914 * on the ICEBP itself. Note, skipping ICEBP also
4915 * clears STI and MOVSS blocking.
4917 * For all other #DBs, set vmcs.PENDING_DBG_EXCEPTIONS.BS
4918 * if single-step is enabled in RFLAGS and STI or MOVSS
4919 * blocking is active, as the CPU doesn't set the bit
4920 * on VM-Exit due to #DB interception. VM-Entry has a
4921 * consistency check that a single-step #DB is pending
4922 * in this scenario as the previous instruction cannot
4923 * have toggled RFLAGS.TF 0=>1 (because STI and POP/MOV
4924 * don't modify RFLAGS), therefore the one instruction
4925 * delay when activating single-step breakpoints must
4926 * have already expired. Note, the CPU sets/clears BS
4927 * as appropriate for all other VM-Exits types.
4929 if (is_icebp(intr_info))
4930 WARN_ON(!skip_emulated_instruction(vcpu));
4931 else if ((vmx_get_rflags(vcpu) & X86_EFLAGS_TF) &&
4932 (vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) &
4933 (GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS)))
4934 vmcs_writel(GUEST_PENDING_DBG_EXCEPTIONS,
4935 vmcs_readl(GUEST_PENDING_DBG_EXCEPTIONS) | DR6_BS);
4937 kvm_queue_exception_p(vcpu, DB_VECTOR, dr6);
4940 kvm_run->debug.arch.dr6 = dr6 | DR6_ACTIVE_LOW;
4941 kvm_run->debug.arch.dr7 = vmcs_readl(GUEST_DR7);
4945 * Update instruction length as we may reinject #BP from
4946 * user space while in guest debugging mode. Reading it for
4947 * #DB as well causes no harm, it is not used in that case.
4949 vmx->vcpu.arch.event_exit_inst_len =
4950 vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
4951 kvm_run->exit_reason = KVM_EXIT_DEBUG;
4952 kvm_run->debug.arch.pc = kvm_get_linear_rip(vcpu);
4953 kvm_run->debug.arch.exception = ex_no;
4956 if (vmx_guest_inject_ac(vcpu)) {
4957 kvm_queue_exception_e(vcpu, AC_VECTOR, error_code);
4962 * Handle split lock. Depending on detection mode this will
4963 * either warn and disable split lock detection for this
4964 * task or force SIGBUS on it.
4966 if (handle_guest_split_lock(kvm_rip_read(vcpu)))
4970 kvm_run->exit_reason = KVM_EXIT_EXCEPTION;
4971 kvm_run->ex.exception = ex_no;
4972 kvm_run->ex.error_code = error_code;
4978 static __always_inline int handle_external_interrupt(struct kvm_vcpu *vcpu)
4980 ++vcpu->stat.irq_exits;
4984 static int handle_triple_fault(struct kvm_vcpu *vcpu)
4986 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
4987 vcpu->mmio_needed = 0;
4991 static int handle_io(struct kvm_vcpu *vcpu)
4993 unsigned long exit_qualification;
4994 int size, in, string;
4997 exit_qualification = vmx_get_exit_qual(vcpu);
4998 string = (exit_qualification & 16) != 0;
5000 ++vcpu->stat.io_exits;
5003 return kvm_emulate_instruction(vcpu, 0);
5005 port = exit_qualification >> 16;
5006 size = (exit_qualification & 7) + 1;
5007 in = (exit_qualification & 8) != 0;
5009 return kvm_fast_pio(vcpu, size, port, in);
5013 vmx_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
5016 * Patch in the VMCALL instruction:
5018 hypercall[0] = 0x0f;
5019 hypercall[1] = 0x01;
5020 hypercall[2] = 0xc1;
5023 /* called to set cr0 as appropriate for a mov-to-cr0 exit. */
5024 static int handle_set_cr0(struct kvm_vcpu *vcpu, unsigned long val)
5026 if (is_guest_mode(vcpu)) {
5027 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
5028 unsigned long orig_val = val;
5031 * We get here when L2 changed cr0 in a way that did not change
5032 * any of L1's shadowed bits (see nested_vmx_exit_handled_cr),
5033 * but did change L0 shadowed bits. So we first calculate the
5034 * effective cr0 value that L1 would like to write into the
5035 * hardware. It consists of the L2-owned bits from the new
5036 * value combined with the L1-owned bits from L1's guest_cr0.
5038 val = (val & ~vmcs12->cr0_guest_host_mask) |
5039 (vmcs12->guest_cr0 & vmcs12->cr0_guest_host_mask);
5041 if (!nested_guest_cr0_valid(vcpu, val))
5044 if (kvm_set_cr0(vcpu, val))
5046 vmcs_writel(CR0_READ_SHADOW, orig_val);
5049 if (to_vmx(vcpu)->nested.vmxon &&
5050 !nested_host_cr0_valid(vcpu, val))
5053 return kvm_set_cr0(vcpu, val);
5057 static int handle_set_cr4(struct kvm_vcpu *vcpu, unsigned long val)
5059 if (is_guest_mode(vcpu)) {
5060 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
5061 unsigned long orig_val = val;
5063 /* analogously to handle_set_cr0 */
5064 val = (val & ~vmcs12->cr4_guest_host_mask) |
5065 (vmcs12->guest_cr4 & vmcs12->cr4_guest_host_mask);
5066 if (kvm_set_cr4(vcpu, val))
5068 vmcs_writel(CR4_READ_SHADOW, orig_val);
5071 return kvm_set_cr4(vcpu, val);
5074 static int handle_desc(struct kvm_vcpu *vcpu)
5076 WARN_ON(!(vcpu->arch.cr4 & X86_CR4_UMIP));
5077 return kvm_emulate_instruction(vcpu, 0);
5080 static int handle_cr(struct kvm_vcpu *vcpu)
5082 unsigned long exit_qualification, val;
5088 exit_qualification = vmx_get_exit_qual(vcpu);
5089 cr = exit_qualification & 15;
5090 reg = (exit_qualification >> 8) & 15;
5091 switch ((exit_qualification >> 4) & 3) {
5092 case 0: /* mov to cr */
5093 val = kvm_register_read(vcpu, reg);
5094 trace_kvm_cr_write(cr, val);
5097 err = handle_set_cr0(vcpu, val);
5098 return kvm_complete_insn_gp(vcpu, err);
5100 WARN_ON_ONCE(enable_unrestricted_guest);
5102 err = kvm_set_cr3(vcpu, val);
5103 return kvm_complete_insn_gp(vcpu, err);
5105 err = handle_set_cr4(vcpu, val);
5106 return kvm_complete_insn_gp(vcpu, err);
5108 u8 cr8_prev = kvm_get_cr8(vcpu);
5110 err = kvm_set_cr8(vcpu, cr8);
5111 ret = kvm_complete_insn_gp(vcpu, err);
5112 if (lapic_in_kernel(vcpu))
5114 if (cr8_prev <= cr8)
5117 * TODO: we might be squashing a
5118 * KVM_GUESTDBG_SINGLESTEP-triggered
5119 * KVM_EXIT_DEBUG here.
5121 vcpu->run->exit_reason = KVM_EXIT_SET_TPR;
5127 KVM_BUG(1, vcpu->kvm, "Guest always owns CR0.TS");
5129 case 1: /*mov from cr*/
5132 WARN_ON_ONCE(enable_unrestricted_guest);
5134 val = kvm_read_cr3(vcpu);
5135 kvm_register_write(vcpu, reg, val);
5136 trace_kvm_cr_read(cr, val);
5137 return kvm_skip_emulated_instruction(vcpu);
5139 val = kvm_get_cr8(vcpu);
5140 kvm_register_write(vcpu, reg, val);
5141 trace_kvm_cr_read(cr, val);
5142 return kvm_skip_emulated_instruction(vcpu);
5146 val = (exit_qualification >> LMSW_SOURCE_DATA_SHIFT) & 0x0f;
5147 trace_kvm_cr_write(0, (kvm_read_cr0(vcpu) & ~0xful) | val);
5148 kvm_lmsw(vcpu, val);
5150 return kvm_skip_emulated_instruction(vcpu);
5154 vcpu->run->exit_reason = 0;
5155 vcpu_unimpl(vcpu, "unhandled control register: op %d cr %d\n",
5156 (int)(exit_qualification >> 4) & 3, cr);
5160 static int handle_dr(struct kvm_vcpu *vcpu)
5162 unsigned long exit_qualification;
5166 exit_qualification = vmx_get_exit_qual(vcpu);
5167 dr = exit_qualification & DEBUG_REG_ACCESS_NUM;
5169 /* First, if DR does not exist, trigger UD */
5170 if (!kvm_require_dr(vcpu, dr))
5173 if (vmx_get_cpl(vcpu) > 0)
5176 dr7 = vmcs_readl(GUEST_DR7);
5179 * As the vm-exit takes precedence over the debug trap, we
5180 * need to emulate the latter, either for the host or the
5181 * guest debugging itself.
5183 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
5184 vcpu->run->debug.arch.dr6 = DR6_BD | DR6_ACTIVE_LOW;
5185 vcpu->run->debug.arch.dr7 = dr7;
5186 vcpu->run->debug.arch.pc = kvm_get_linear_rip(vcpu);
5187 vcpu->run->debug.arch.exception = DB_VECTOR;
5188 vcpu->run->exit_reason = KVM_EXIT_DEBUG;
5191 kvm_queue_exception_p(vcpu, DB_VECTOR, DR6_BD);
5196 if (vcpu->guest_debug == 0) {
5197 exec_controls_clearbit(to_vmx(vcpu), CPU_BASED_MOV_DR_EXITING);
5200 * No more DR vmexits; force a reload of the debug registers
5201 * and reenter on this instruction. The next vmexit will
5202 * retrieve the full state of the debug registers.
5204 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_WONT_EXIT;
5208 reg = DEBUG_REG_ACCESS_REG(exit_qualification);
5209 if (exit_qualification & TYPE_MOV_FROM_DR) {
5212 kvm_get_dr(vcpu, dr, &val);
5213 kvm_register_write(vcpu, reg, val);
5216 err = kvm_set_dr(vcpu, dr, kvm_register_read(vcpu, reg));
5220 return kvm_complete_insn_gp(vcpu, err);
5223 static void vmx_sync_dirty_debug_regs(struct kvm_vcpu *vcpu)
5225 get_debugreg(vcpu->arch.db[0], 0);
5226 get_debugreg(vcpu->arch.db[1], 1);
5227 get_debugreg(vcpu->arch.db[2], 2);
5228 get_debugreg(vcpu->arch.db[3], 3);
5229 get_debugreg(vcpu->arch.dr6, 6);
5230 vcpu->arch.dr7 = vmcs_readl(GUEST_DR7);
5232 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_WONT_EXIT;
5233 exec_controls_setbit(to_vmx(vcpu), CPU_BASED_MOV_DR_EXITING);
5236 * exc_debug expects dr6 to be cleared after it runs, avoid that it sees
5237 * a stale dr6 from the guest.
5239 set_debugreg(DR6_RESERVED, 6);
5242 static void vmx_set_dr7(struct kvm_vcpu *vcpu, unsigned long val)
5244 vmcs_writel(GUEST_DR7, val);
5247 static int handle_tpr_below_threshold(struct kvm_vcpu *vcpu)
5249 kvm_apic_update_ppr(vcpu);
5253 static int handle_interrupt_window(struct kvm_vcpu *vcpu)
5255 exec_controls_clearbit(to_vmx(vcpu), CPU_BASED_INTR_WINDOW_EXITING);
5257 kvm_make_request(KVM_REQ_EVENT, vcpu);
5259 ++vcpu->stat.irq_window_exits;
5263 static int handle_invlpg(struct kvm_vcpu *vcpu)
5265 unsigned long exit_qualification = vmx_get_exit_qual(vcpu);
5267 kvm_mmu_invlpg(vcpu, exit_qualification);
5268 return kvm_skip_emulated_instruction(vcpu);
5271 static int handle_apic_access(struct kvm_vcpu *vcpu)
5273 if (likely(fasteoi)) {
5274 unsigned long exit_qualification = vmx_get_exit_qual(vcpu);
5275 int access_type, offset;
5277 access_type = exit_qualification & APIC_ACCESS_TYPE;
5278 offset = exit_qualification & APIC_ACCESS_OFFSET;
5280 * Sane guest uses MOV to write EOI, with written value
5281 * not cared. So make a short-circuit here by avoiding
5282 * heavy instruction emulation.
5284 if ((access_type == TYPE_LINEAR_APIC_INST_WRITE) &&
5285 (offset == APIC_EOI)) {
5286 kvm_lapic_set_eoi(vcpu);
5287 return kvm_skip_emulated_instruction(vcpu);
5290 return kvm_emulate_instruction(vcpu, 0);
5293 static int handle_apic_eoi_induced(struct kvm_vcpu *vcpu)
5295 unsigned long exit_qualification = vmx_get_exit_qual(vcpu);
5296 int vector = exit_qualification & 0xff;
5298 /* EOI-induced VM exit is trap-like and thus no need to adjust IP */
5299 kvm_apic_set_eoi_accelerated(vcpu, vector);
5303 static int handle_apic_write(struct kvm_vcpu *vcpu)
5305 unsigned long exit_qualification = vmx_get_exit_qual(vcpu);
5308 * APIC-write VM-Exit is trap-like, KVM doesn't need to advance RIP and
5309 * hardware has done any necessary aliasing, offset adjustments, etc...
5310 * for the access. I.e. the correct value has already been written to
5311 * the vAPIC page for the correct 16-byte chunk. KVM needs only to
5312 * retrieve the register value and emulate the access.
5314 u32 offset = exit_qualification & 0xff0;
5316 kvm_apic_write_nodecode(vcpu, offset);
5320 static int handle_task_switch(struct kvm_vcpu *vcpu)
5322 struct vcpu_vmx *vmx = to_vmx(vcpu);
5323 unsigned long exit_qualification;
5324 bool has_error_code = false;
5327 int reason, type, idt_v, idt_index;
5329 idt_v = (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK);
5330 idt_index = (vmx->idt_vectoring_info & VECTORING_INFO_VECTOR_MASK);
5331 type = (vmx->idt_vectoring_info & VECTORING_INFO_TYPE_MASK);
5333 exit_qualification = vmx_get_exit_qual(vcpu);
5335 reason = (u32)exit_qualification >> 30;
5336 if (reason == TASK_SWITCH_GATE && idt_v) {
5338 case INTR_TYPE_NMI_INTR:
5339 vcpu->arch.nmi_injected = false;
5340 vmx_set_nmi_mask(vcpu, true);
5342 case INTR_TYPE_EXT_INTR:
5343 case INTR_TYPE_SOFT_INTR:
5344 kvm_clear_interrupt_queue(vcpu);
5346 case INTR_TYPE_HARD_EXCEPTION:
5347 if (vmx->idt_vectoring_info &
5348 VECTORING_INFO_DELIVER_CODE_MASK) {
5349 has_error_code = true;
5351 vmcs_read32(IDT_VECTORING_ERROR_CODE);
5354 case INTR_TYPE_SOFT_EXCEPTION:
5355 kvm_clear_exception_queue(vcpu);
5361 tss_selector = exit_qualification;
5363 if (!idt_v || (type != INTR_TYPE_HARD_EXCEPTION &&
5364 type != INTR_TYPE_EXT_INTR &&
5365 type != INTR_TYPE_NMI_INTR))
5366 WARN_ON(!skip_emulated_instruction(vcpu));
5369 * TODO: What about debug traps on tss switch?
5370 * Are we supposed to inject them and update dr6?
5372 return kvm_task_switch(vcpu, tss_selector,
5373 type == INTR_TYPE_SOFT_INTR ? idt_index : -1,
5374 reason, has_error_code, error_code);
5377 static int handle_ept_violation(struct kvm_vcpu *vcpu)
5379 unsigned long exit_qualification;
5383 exit_qualification = vmx_get_exit_qual(vcpu);
5386 * EPT violation happened while executing iret from NMI,
5387 * "blocked by NMI" bit has to be set before next VM entry.
5388 * There are errata that may cause this bit to not be set:
5391 if (!(to_vmx(vcpu)->idt_vectoring_info & VECTORING_INFO_VALID_MASK) &&
5393 (exit_qualification & INTR_INFO_UNBLOCK_NMI))
5394 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO, GUEST_INTR_STATE_NMI);
5396 gpa = vmcs_read64(GUEST_PHYSICAL_ADDRESS);
5397 trace_kvm_page_fault(gpa, exit_qualification);
5399 /* Is it a read fault? */
5400 error_code = (exit_qualification & EPT_VIOLATION_ACC_READ)
5401 ? PFERR_USER_MASK : 0;
5402 /* Is it a write fault? */
5403 error_code |= (exit_qualification & EPT_VIOLATION_ACC_WRITE)
5404 ? PFERR_WRITE_MASK : 0;
5405 /* Is it a fetch fault? */
5406 error_code |= (exit_qualification & EPT_VIOLATION_ACC_INSTR)
5407 ? PFERR_FETCH_MASK : 0;
5408 /* ept page table entry is present? */
5409 error_code |= (exit_qualification &
5410 (EPT_VIOLATION_READABLE | EPT_VIOLATION_WRITABLE |
5411 EPT_VIOLATION_EXECUTABLE))
5412 ? PFERR_PRESENT_MASK : 0;
5414 error_code |= (exit_qualification & EPT_VIOLATION_GVA_TRANSLATED) != 0 ?
5415 PFERR_GUEST_FINAL_MASK : PFERR_GUEST_PAGE_MASK;
5417 vcpu->arch.exit_qualification = exit_qualification;
5420 * Check that the GPA doesn't exceed physical memory limits, as that is
5421 * a guest page fault. We have to emulate the instruction here, because
5422 * if the illegal address is that of a paging structure, then
5423 * EPT_VIOLATION_ACC_WRITE bit is set. Alternatively, if supported we
5424 * would also use advanced VM-exit information for EPT violations to
5425 * reconstruct the page fault error code.
5427 if (unlikely(allow_smaller_maxphyaddr && kvm_vcpu_is_illegal_gpa(vcpu, gpa)))
5428 return kvm_emulate_instruction(vcpu, 0);
5430 return kvm_mmu_page_fault(vcpu, gpa, error_code, NULL, 0);
5433 static int handle_ept_misconfig(struct kvm_vcpu *vcpu)
5437 if (!vmx_can_emulate_instruction(vcpu, EMULTYPE_PF, NULL, 0))
5441 * A nested guest cannot optimize MMIO vmexits, because we have an
5442 * nGPA here instead of the required GPA.
5444 gpa = vmcs_read64(GUEST_PHYSICAL_ADDRESS);
5445 if (!is_guest_mode(vcpu) &&
5446 !kvm_io_bus_write(vcpu, KVM_FAST_MMIO_BUS, gpa, 0, NULL)) {
5447 trace_kvm_fast_mmio(gpa);
5448 return kvm_skip_emulated_instruction(vcpu);
5451 return kvm_mmu_page_fault(vcpu, gpa, PFERR_RSVD_MASK, NULL, 0);
5454 static int handle_nmi_window(struct kvm_vcpu *vcpu)
5456 if (KVM_BUG_ON(!enable_vnmi, vcpu->kvm))
5459 exec_controls_clearbit(to_vmx(vcpu), CPU_BASED_NMI_WINDOW_EXITING);
5460 ++vcpu->stat.nmi_window_exits;
5461 kvm_make_request(KVM_REQ_EVENT, vcpu);
5466 static bool vmx_emulation_required_with_pending_exception(struct kvm_vcpu *vcpu)
5468 struct vcpu_vmx *vmx = to_vmx(vcpu);
5470 return vmx->emulation_required && !vmx->rmode.vm86_active &&
5471 vcpu->arch.exception.pending;
5474 static int handle_invalid_guest_state(struct kvm_vcpu *vcpu)
5476 struct vcpu_vmx *vmx = to_vmx(vcpu);
5477 bool intr_window_requested;
5478 unsigned count = 130;
5480 intr_window_requested = exec_controls_get(vmx) &
5481 CPU_BASED_INTR_WINDOW_EXITING;
5483 while (vmx->emulation_required && count-- != 0) {
5484 if (intr_window_requested && !vmx_interrupt_blocked(vcpu))
5485 return handle_interrupt_window(&vmx->vcpu);
5487 if (kvm_test_request(KVM_REQ_EVENT, vcpu))
5490 if (!kvm_emulate_instruction(vcpu, 0))
5493 if (vmx_emulation_required_with_pending_exception(vcpu)) {
5494 kvm_prepare_emulation_failure_exit(vcpu);
5498 if (vcpu->arch.halt_request) {
5499 vcpu->arch.halt_request = 0;
5500 return kvm_emulate_halt_noskip(vcpu);
5504 * Note, return 1 and not 0, vcpu_run() will invoke
5505 * xfer_to_guest_mode() which will create a proper return
5508 if (__xfer_to_guest_mode_work_pending())
5515 static int vmx_vcpu_pre_run(struct kvm_vcpu *vcpu)
5517 if (vmx_emulation_required_with_pending_exception(vcpu)) {
5518 kvm_prepare_emulation_failure_exit(vcpu);
5525 static void grow_ple_window(struct kvm_vcpu *vcpu)
5527 struct vcpu_vmx *vmx = to_vmx(vcpu);
5528 unsigned int old = vmx->ple_window;
5530 vmx->ple_window = __grow_ple_window(old, ple_window,
5534 if (vmx->ple_window != old) {
5535 vmx->ple_window_dirty = true;
5536 trace_kvm_ple_window_update(vcpu->vcpu_id,
5537 vmx->ple_window, old);
5541 static void shrink_ple_window(struct kvm_vcpu *vcpu)
5543 struct vcpu_vmx *vmx = to_vmx(vcpu);
5544 unsigned int old = vmx->ple_window;
5546 vmx->ple_window = __shrink_ple_window(old, ple_window,
5550 if (vmx->ple_window != old) {
5551 vmx->ple_window_dirty = true;
5552 trace_kvm_ple_window_update(vcpu->vcpu_id,
5553 vmx->ple_window, old);
5558 * Indicate a busy-waiting vcpu in spinlock. We do not enable the PAUSE
5559 * exiting, so only get here on cpu with PAUSE-Loop-Exiting.
5561 static int handle_pause(struct kvm_vcpu *vcpu)
5563 if (!kvm_pause_in_guest(vcpu->kvm))
5564 grow_ple_window(vcpu);
5567 * Intel sdm vol3 ch-25.1.3 says: The "PAUSE-loop exiting"
5568 * VM-execution control is ignored if CPL > 0. OTOH, KVM
5569 * never set PAUSE_EXITING and just set PLE if supported,
5570 * so the vcpu must be CPL=0 if it gets a PAUSE exit.
5572 kvm_vcpu_on_spin(vcpu, true);
5573 return kvm_skip_emulated_instruction(vcpu);
5576 static int handle_monitor_trap(struct kvm_vcpu *vcpu)
5581 static int handle_invpcid(struct kvm_vcpu *vcpu)
5583 u32 vmx_instruction_info;
5592 if (!guest_cpuid_has(vcpu, X86_FEATURE_INVPCID)) {
5593 kvm_queue_exception(vcpu, UD_VECTOR);
5597 vmx_instruction_info = vmcs_read32(VMX_INSTRUCTION_INFO);
5598 gpr_index = vmx_get_instr_info_reg2(vmx_instruction_info);
5599 type = kvm_register_read(vcpu, gpr_index);
5601 /* According to the Intel instruction reference, the memory operand
5602 * is read even if it isn't needed (e.g., for type==all)
5604 if (get_vmx_mem_address(vcpu, vmx_get_exit_qual(vcpu),
5605 vmx_instruction_info, false,
5606 sizeof(operand), &gva))
5609 return kvm_handle_invpcid(vcpu, type, gva);
5612 static int handle_pml_full(struct kvm_vcpu *vcpu)
5614 unsigned long exit_qualification;
5616 trace_kvm_pml_full(vcpu->vcpu_id);
5618 exit_qualification = vmx_get_exit_qual(vcpu);
5621 * PML buffer FULL happened while executing iret from NMI,
5622 * "blocked by NMI" bit has to be set before next VM entry.
5624 if (!(to_vmx(vcpu)->idt_vectoring_info & VECTORING_INFO_VALID_MASK) &&
5626 (exit_qualification & INTR_INFO_UNBLOCK_NMI))
5627 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
5628 GUEST_INTR_STATE_NMI);
5631 * PML buffer already flushed at beginning of VMEXIT. Nothing to do
5632 * here.., and there's no userspace involvement needed for PML.
5637 static fastpath_t handle_fastpath_preemption_timer(struct kvm_vcpu *vcpu)
5639 struct vcpu_vmx *vmx = to_vmx(vcpu);
5641 if (!vmx->req_immediate_exit &&
5642 !unlikely(vmx->loaded_vmcs->hv_timer_soft_disabled)) {
5643 kvm_lapic_expired_hv_timer(vcpu);
5644 return EXIT_FASTPATH_REENTER_GUEST;
5647 return EXIT_FASTPATH_NONE;
5650 static int handle_preemption_timer(struct kvm_vcpu *vcpu)
5652 handle_fastpath_preemption_timer(vcpu);
5657 * When nested=0, all VMX instruction VM Exits filter here. The handlers
5658 * are overwritten by nested_vmx_setup() when nested=1.
5660 static int handle_vmx_instruction(struct kvm_vcpu *vcpu)
5662 kvm_queue_exception(vcpu, UD_VECTOR);
5666 #ifndef CONFIG_X86_SGX_KVM
5667 static int handle_encls(struct kvm_vcpu *vcpu)
5670 * SGX virtualization is disabled. There is no software enable bit for
5671 * SGX, so KVM intercepts all ENCLS leafs and injects a #UD to prevent
5672 * the guest from executing ENCLS (when SGX is supported by hardware).
5674 kvm_queue_exception(vcpu, UD_VECTOR);
5677 #endif /* CONFIG_X86_SGX_KVM */
5679 static int handle_bus_lock_vmexit(struct kvm_vcpu *vcpu)
5682 * Hardware may or may not set the BUS_LOCK_DETECTED flag on BUS_LOCK
5683 * VM-Exits. Unconditionally set the flag here and leave the handling to
5684 * vmx_handle_exit().
5686 to_vmx(vcpu)->exit_reason.bus_lock_detected = true;
5691 * The exit handlers return 1 if the exit was handled fully and guest execution
5692 * may resume. Otherwise they set the kvm_run parameter to indicate what needs
5693 * to be done to userspace and return 0.
5695 static int (*kvm_vmx_exit_handlers[])(struct kvm_vcpu *vcpu) = {
5696 [EXIT_REASON_EXCEPTION_NMI] = handle_exception_nmi,
5697 [EXIT_REASON_EXTERNAL_INTERRUPT] = handle_external_interrupt,
5698 [EXIT_REASON_TRIPLE_FAULT] = handle_triple_fault,
5699 [EXIT_REASON_NMI_WINDOW] = handle_nmi_window,
5700 [EXIT_REASON_IO_INSTRUCTION] = handle_io,
5701 [EXIT_REASON_CR_ACCESS] = handle_cr,
5702 [EXIT_REASON_DR_ACCESS] = handle_dr,
5703 [EXIT_REASON_CPUID] = kvm_emulate_cpuid,
5704 [EXIT_REASON_MSR_READ] = kvm_emulate_rdmsr,
5705 [EXIT_REASON_MSR_WRITE] = kvm_emulate_wrmsr,
5706 [EXIT_REASON_INTERRUPT_WINDOW] = handle_interrupt_window,
5707 [EXIT_REASON_HLT] = kvm_emulate_halt,
5708 [EXIT_REASON_INVD] = kvm_emulate_invd,
5709 [EXIT_REASON_INVLPG] = handle_invlpg,
5710 [EXIT_REASON_RDPMC] = kvm_emulate_rdpmc,
5711 [EXIT_REASON_VMCALL] = kvm_emulate_hypercall,
5712 [EXIT_REASON_VMCLEAR] = handle_vmx_instruction,
5713 [EXIT_REASON_VMLAUNCH] = handle_vmx_instruction,
5714 [EXIT_REASON_VMPTRLD] = handle_vmx_instruction,
5715 [EXIT_REASON_VMPTRST] = handle_vmx_instruction,
5716 [EXIT_REASON_VMREAD] = handle_vmx_instruction,
5717 [EXIT_REASON_VMRESUME] = handle_vmx_instruction,
5718 [EXIT_REASON_VMWRITE] = handle_vmx_instruction,
5719 [EXIT_REASON_VMOFF] = handle_vmx_instruction,
5720 [EXIT_REASON_VMON] = handle_vmx_instruction,
5721 [EXIT_REASON_TPR_BELOW_THRESHOLD] = handle_tpr_below_threshold,
5722 [EXIT_REASON_APIC_ACCESS] = handle_apic_access,
5723 [EXIT_REASON_APIC_WRITE] = handle_apic_write,
5724 [EXIT_REASON_EOI_INDUCED] = handle_apic_eoi_induced,
5725 [EXIT_REASON_WBINVD] = kvm_emulate_wbinvd,
5726 [EXIT_REASON_XSETBV] = kvm_emulate_xsetbv,
5727 [EXIT_REASON_TASK_SWITCH] = handle_task_switch,
5728 [EXIT_REASON_MCE_DURING_VMENTRY] = handle_machine_check,
5729 [EXIT_REASON_GDTR_IDTR] = handle_desc,
5730 [EXIT_REASON_LDTR_TR] = handle_desc,
5731 [EXIT_REASON_EPT_VIOLATION] = handle_ept_violation,
5732 [EXIT_REASON_EPT_MISCONFIG] = handle_ept_misconfig,
5733 [EXIT_REASON_PAUSE_INSTRUCTION] = handle_pause,
5734 [EXIT_REASON_MWAIT_INSTRUCTION] = kvm_emulate_mwait,
5735 [EXIT_REASON_MONITOR_TRAP_FLAG] = handle_monitor_trap,
5736 [EXIT_REASON_MONITOR_INSTRUCTION] = kvm_emulate_monitor,
5737 [EXIT_REASON_INVEPT] = handle_vmx_instruction,
5738 [EXIT_REASON_INVVPID] = handle_vmx_instruction,
5739 [EXIT_REASON_RDRAND] = kvm_handle_invalid_op,
5740 [EXIT_REASON_RDSEED] = kvm_handle_invalid_op,
5741 [EXIT_REASON_PML_FULL] = handle_pml_full,
5742 [EXIT_REASON_INVPCID] = handle_invpcid,
5743 [EXIT_REASON_VMFUNC] = handle_vmx_instruction,
5744 [EXIT_REASON_PREEMPTION_TIMER] = handle_preemption_timer,
5745 [EXIT_REASON_ENCLS] = handle_encls,
5746 [EXIT_REASON_BUS_LOCK] = handle_bus_lock_vmexit,
5749 static const int kvm_vmx_max_exit_handlers =
5750 ARRAY_SIZE(kvm_vmx_exit_handlers);
5752 static void vmx_get_exit_info(struct kvm_vcpu *vcpu, u32 *reason,
5753 u64 *info1, u64 *info2,
5754 u32 *intr_info, u32 *error_code)
5756 struct vcpu_vmx *vmx = to_vmx(vcpu);
5758 *reason = vmx->exit_reason.full;
5759 *info1 = vmx_get_exit_qual(vcpu);
5760 if (!(vmx->exit_reason.failed_vmentry)) {
5761 *info2 = vmx->idt_vectoring_info;
5762 *intr_info = vmx_get_intr_info(vcpu);
5763 if (is_exception_with_error_code(*intr_info))
5764 *error_code = vmcs_read32(VM_EXIT_INTR_ERROR_CODE);
5774 static void vmx_destroy_pml_buffer(struct vcpu_vmx *vmx)
5777 __free_page(vmx->pml_pg);
5782 static void vmx_flush_pml_buffer(struct kvm_vcpu *vcpu)
5784 struct vcpu_vmx *vmx = to_vmx(vcpu);
5788 pml_idx = vmcs_read16(GUEST_PML_INDEX);
5790 /* Do nothing if PML buffer is empty */
5791 if (pml_idx == (PML_ENTITY_NUM - 1))
5794 /* PML index always points to next available PML buffer entity */
5795 if (pml_idx >= PML_ENTITY_NUM)
5800 pml_buf = page_address(vmx->pml_pg);
5801 for (; pml_idx < PML_ENTITY_NUM; pml_idx++) {
5804 gpa = pml_buf[pml_idx];
5805 WARN_ON(gpa & (PAGE_SIZE - 1));
5806 kvm_vcpu_mark_page_dirty(vcpu, gpa >> PAGE_SHIFT);
5809 /* reset PML index */
5810 vmcs_write16(GUEST_PML_INDEX, PML_ENTITY_NUM - 1);
5813 static void vmx_dump_sel(char *name, uint32_t sel)
5815 pr_err("%s sel=0x%04x, attr=0x%05x, limit=0x%08x, base=0x%016lx\n",
5816 name, vmcs_read16(sel),
5817 vmcs_read32(sel + GUEST_ES_AR_BYTES - GUEST_ES_SELECTOR),
5818 vmcs_read32(sel + GUEST_ES_LIMIT - GUEST_ES_SELECTOR),
5819 vmcs_readl(sel + GUEST_ES_BASE - GUEST_ES_SELECTOR));
5822 static void vmx_dump_dtsel(char *name, uint32_t limit)
5824 pr_err("%s limit=0x%08x, base=0x%016lx\n",
5825 name, vmcs_read32(limit),
5826 vmcs_readl(limit + GUEST_GDTR_BASE - GUEST_GDTR_LIMIT));
5829 static void vmx_dump_msrs(char *name, struct vmx_msrs *m)
5832 struct vmx_msr_entry *e;
5834 pr_err("MSR %s:\n", name);
5835 for (i = 0, e = m->val; i < m->nr; ++i, ++e)
5836 pr_err(" %2d: msr=0x%08x value=0x%016llx\n", i, e->index, e->value);
5839 void dump_vmcs(struct kvm_vcpu *vcpu)
5841 struct vcpu_vmx *vmx = to_vmx(vcpu);
5842 u32 vmentry_ctl, vmexit_ctl;
5843 u32 cpu_based_exec_ctrl, pin_based_exec_ctrl, secondary_exec_control;
5847 if (!dump_invalid_vmcs) {
5848 pr_warn_ratelimited("set kvm_intel.dump_invalid_vmcs=1 to dump internal KVM state.\n");
5852 vmentry_ctl = vmcs_read32(VM_ENTRY_CONTROLS);
5853 vmexit_ctl = vmcs_read32(VM_EXIT_CONTROLS);
5854 cpu_based_exec_ctrl = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
5855 pin_based_exec_ctrl = vmcs_read32(PIN_BASED_VM_EXEC_CONTROL);
5856 cr4 = vmcs_readl(GUEST_CR4);
5857 secondary_exec_control = 0;
5858 if (cpu_has_secondary_exec_ctrls())
5859 secondary_exec_control = vmcs_read32(SECONDARY_VM_EXEC_CONTROL);
5861 pr_err("VMCS %p, last attempted VM-entry on CPU %d\n",
5862 vmx->loaded_vmcs->vmcs, vcpu->arch.last_vmentry_cpu);
5863 pr_err("*** Guest State ***\n");
5864 pr_err("CR0: actual=0x%016lx, shadow=0x%016lx, gh_mask=%016lx\n",
5865 vmcs_readl(GUEST_CR0), vmcs_readl(CR0_READ_SHADOW),
5866 vmcs_readl(CR0_GUEST_HOST_MASK));
5867 pr_err("CR4: actual=0x%016lx, shadow=0x%016lx, gh_mask=%016lx\n",
5868 cr4, vmcs_readl(CR4_READ_SHADOW), vmcs_readl(CR4_GUEST_HOST_MASK));
5869 pr_err("CR3 = 0x%016lx\n", vmcs_readl(GUEST_CR3));
5870 if (cpu_has_vmx_ept()) {
5871 pr_err("PDPTR0 = 0x%016llx PDPTR1 = 0x%016llx\n",
5872 vmcs_read64(GUEST_PDPTR0), vmcs_read64(GUEST_PDPTR1));
5873 pr_err("PDPTR2 = 0x%016llx PDPTR3 = 0x%016llx\n",
5874 vmcs_read64(GUEST_PDPTR2), vmcs_read64(GUEST_PDPTR3));
5876 pr_err("RSP = 0x%016lx RIP = 0x%016lx\n",
5877 vmcs_readl(GUEST_RSP), vmcs_readl(GUEST_RIP));
5878 pr_err("RFLAGS=0x%08lx DR7 = 0x%016lx\n",
5879 vmcs_readl(GUEST_RFLAGS), vmcs_readl(GUEST_DR7));
5880 pr_err("Sysenter RSP=%016lx CS:RIP=%04x:%016lx\n",
5881 vmcs_readl(GUEST_SYSENTER_ESP),
5882 vmcs_read32(GUEST_SYSENTER_CS), vmcs_readl(GUEST_SYSENTER_EIP));
5883 vmx_dump_sel("CS: ", GUEST_CS_SELECTOR);
5884 vmx_dump_sel("DS: ", GUEST_DS_SELECTOR);
5885 vmx_dump_sel("SS: ", GUEST_SS_SELECTOR);
5886 vmx_dump_sel("ES: ", GUEST_ES_SELECTOR);
5887 vmx_dump_sel("FS: ", GUEST_FS_SELECTOR);
5888 vmx_dump_sel("GS: ", GUEST_GS_SELECTOR);
5889 vmx_dump_dtsel("GDTR:", GUEST_GDTR_LIMIT);
5890 vmx_dump_sel("LDTR:", GUEST_LDTR_SELECTOR);
5891 vmx_dump_dtsel("IDTR:", GUEST_IDTR_LIMIT);
5892 vmx_dump_sel("TR: ", GUEST_TR_SELECTOR);
5893 efer_slot = vmx_find_loadstore_msr_slot(&vmx->msr_autoload.guest, MSR_EFER);
5894 if (vmentry_ctl & VM_ENTRY_LOAD_IA32_EFER)
5895 pr_err("EFER= 0x%016llx\n", vmcs_read64(GUEST_IA32_EFER));
5896 else if (efer_slot >= 0)
5897 pr_err("EFER= 0x%016llx (autoload)\n",
5898 vmx->msr_autoload.guest.val[efer_slot].value);
5899 else if (vmentry_ctl & VM_ENTRY_IA32E_MODE)
5900 pr_err("EFER= 0x%016llx (effective)\n",
5901 vcpu->arch.efer | (EFER_LMA | EFER_LME));
5903 pr_err("EFER= 0x%016llx (effective)\n",
5904 vcpu->arch.efer & ~(EFER_LMA | EFER_LME));
5905 if (vmentry_ctl & VM_ENTRY_LOAD_IA32_PAT)
5906 pr_err("PAT = 0x%016llx\n", vmcs_read64(GUEST_IA32_PAT));
5907 pr_err("DebugCtl = 0x%016llx DebugExceptions = 0x%016lx\n",
5908 vmcs_read64(GUEST_IA32_DEBUGCTL),
5909 vmcs_readl(GUEST_PENDING_DBG_EXCEPTIONS));
5910 if (cpu_has_load_perf_global_ctrl() &&
5911 vmentry_ctl & VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL)
5912 pr_err("PerfGlobCtl = 0x%016llx\n",
5913 vmcs_read64(GUEST_IA32_PERF_GLOBAL_CTRL));
5914 if (vmentry_ctl & VM_ENTRY_LOAD_BNDCFGS)
5915 pr_err("BndCfgS = 0x%016llx\n", vmcs_read64(GUEST_BNDCFGS));
5916 pr_err("Interruptibility = %08x ActivityState = %08x\n",
5917 vmcs_read32(GUEST_INTERRUPTIBILITY_INFO),
5918 vmcs_read32(GUEST_ACTIVITY_STATE));
5919 if (secondary_exec_control & SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY)
5920 pr_err("InterruptStatus = %04x\n",
5921 vmcs_read16(GUEST_INTR_STATUS));
5922 if (vmcs_read32(VM_ENTRY_MSR_LOAD_COUNT) > 0)
5923 vmx_dump_msrs("guest autoload", &vmx->msr_autoload.guest);
5924 if (vmcs_read32(VM_EXIT_MSR_STORE_COUNT) > 0)
5925 vmx_dump_msrs("guest autostore", &vmx->msr_autostore.guest);
5927 pr_err("*** Host State ***\n");
5928 pr_err("RIP = 0x%016lx RSP = 0x%016lx\n",
5929 vmcs_readl(HOST_RIP), vmcs_readl(HOST_RSP));
5930 pr_err("CS=%04x SS=%04x DS=%04x ES=%04x FS=%04x GS=%04x TR=%04x\n",
5931 vmcs_read16(HOST_CS_SELECTOR), vmcs_read16(HOST_SS_SELECTOR),
5932 vmcs_read16(HOST_DS_SELECTOR), vmcs_read16(HOST_ES_SELECTOR),
5933 vmcs_read16(HOST_FS_SELECTOR), vmcs_read16(HOST_GS_SELECTOR),
5934 vmcs_read16(HOST_TR_SELECTOR));
5935 pr_err("FSBase=%016lx GSBase=%016lx TRBase=%016lx\n",
5936 vmcs_readl(HOST_FS_BASE), vmcs_readl(HOST_GS_BASE),
5937 vmcs_readl(HOST_TR_BASE));
5938 pr_err("GDTBase=%016lx IDTBase=%016lx\n",
5939 vmcs_readl(HOST_GDTR_BASE), vmcs_readl(HOST_IDTR_BASE));
5940 pr_err("CR0=%016lx CR3=%016lx CR4=%016lx\n",
5941 vmcs_readl(HOST_CR0), vmcs_readl(HOST_CR3),
5942 vmcs_readl(HOST_CR4));
5943 pr_err("Sysenter RSP=%016lx CS:RIP=%04x:%016lx\n",
5944 vmcs_readl(HOST_IA32_SYSENTER_ESP),
5945 vmcs_read32(HOST_IA32_SYSENTER_CS),
5946 vmcs_readl(HOST_IA32_SYSENTER_EIP));
5947 if (vmexit_ctl & VM_EXIT_LOAD_IA32_EFER)
5948 pr_err("EFER= 0x%016llx\n", vmcs_read64(HOST_IA32_EFER));
5949 if (vmexit_ctl & VM_EXIT_LOAD_IA32_PAT)
5950 pr_err("PAT = 0x%016llx\n", vmcs_read64(HOST_IA32_PAT));
5951 if (cpu_has_load_perf_global_ctrl() &&
5952 vmexit_ctl & VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL)
5953 pr_err("PerfGlobCtl = 0x%016llx\n",
5954 vmcs_read64(HOST_IA32_PERF_GLOBAL_CTRL));
5955 if (vmcs_read32(VM_EXIT_MSR_LOAD_COUNT) > 0)
5956 vmx_dump_msrs("host autoload", &vmx->msr_autoload.host);
5958 pr_err("*** Control State ***\n");
5959 pr_err("PinBased=%08x CPUBased=%08x SecondaryExec=%08x\n",
5960 pin_based_exec_ctrl, cpu_based_exec_ctrl, secondary_exec_control);
5961 pr_err("EntryControls=%08x ExitControls=%08x\n", vmentry_ctl, vmexit_ctl);
5962 pr_err("ExceptionBitmap=%08x PFECmask=%08x PFECmatch=%08x\n",
5963 vmcs_read32(EXCEPTION_BITMAP),
5964 vmcs_read32(PAGE_FAULT_ERROR_CODE_MASK),
5965 vmcs_read32(PAGE_FAULT_ERROR_CODE_MATCH));
5966 pr_err("VMEntry: intr_info=%08x errcode=%08x ilen=%08x\n",
5967 vmcs_read32(VM_ENTRY_INTR_INFO_FIELD),
5968 vmcs_read32(VM_ENTRY_EXCEPTION_ERROR_CODE),
5969 vmcs_read32(VM_ENTRY_INSTRUCTION_LEN));
5970 pr_err("VMExit: intr_info=%08x errcode=%08x ilen=%08x\n",
5971 vmcs_read32(VM_EXIT_INTR_INFO),
5972 vmcs_read32(VM_EXIT_INTR_ERROR_CODE),
5973 vmcs_read32(VM_EXIT_INSTRUCTION_LEN));
5974 pr_err(" reason=%08x qualification=%016lx\n",
5975 vmcs_read32(VM_EXIT_REASON), vmcs_readl(EXIT_QUALIFICATION));
5976 pr_err("IDTVectoring: info=%08x errcode=%08x\n",
5977 vmcs_read32(IDT_VECTORING_INFO_FIELD),
5978 vmcs_read32(IDT_VECTORING_ERROR_CODE));
5979 pr_err("TSC Offset = 0x%016llx\n", vmcs_read64(TSC_OFFSET));
5980 if (secondary_exec_control & SECONDARY_EXEC_TSC_SCALING)
5981 pr_err("TSC Multiplier = 0x%016llx\n",
5982 vmcs_read64(TSC_MULTIPLIER));
5983 if (cpu_based_exec_ctrl & CPU_BASED_TPR_SHADOW) {
5984 if (secondary_exec_control & SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY) {
5985 u16 status = vmcs_read16(GUEST_INTR_STATUS);
5986 pr_err("SVI|RVI = %02x|%02x ", status >> 8, status & 0xff);
5988 pr_cont("TPR Threshold = 0x%02x\n", vmcs_read32(TPR_THRESHOLD));
5989 if (secondary_exec_control & SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES)
5990 pr_err("APIC-access addr = 0x%016llx ", vmcs_read64(APIC_ACCESS_ADDR));
5991 pr_cont("virt-APIC addr = 0x%016llx\n", vmcs_read64(VIRTUAL_APIC_PAGE_ADDR));
5993 if (pin_based_exec_ctrl & PIN_BASED_POSTED_INTR)
5994 pr_err("PostedIntrVec = 0x%02x\n", vmcs_read16(POSTED_INTR_NV));
5995 if ((secondary_exec_control & SECONDARY_EXEC_ENABLE_EPT))
5996 pr_err("EPT pointer = 0x%016llx\n", vmcs_read64(EPT_POINTER));
5997 if (secondary_exec_control & SECONDARY_EXEC_PAUSE_LOOP_EXITING)
5998 pr_err("PLE Gap=%08x Window=%08x\n",
5999 vmcs_read32(PLE_GAP), vmcs_read32(PLE_WINDOW));
6000 if (secondary_exec_control & SECONDARY_EXEC_ENABLE_VPID)
6001 pr_err("Virtual processor ID = 0x%04x\n",
6002 vmcs_read16(VIRTUAL_PROCESSOR_ID));
6006 * The guest has exited. See if we can fix it or if we need userspace
6009 static int __vmx_handle_exit(struct kvm_vcpu *vcpu, fastpath_t exit_fastpath)
6011 struct vcpu_vmx *vmx = to_vmx(vcpu);
6012 union vmx_exit_reason exit_reason = vmx->exit_reason;
6013 u32 vectoring_info = vmx->idt_vectoring_info;
6014 u16 exit_handler_index;
6017 * Flush logged GPAs PML buffer, this will make dirty_bitmap more
6018 * updated. Another good is, in kvm_vm_ioctl_get_dirty_log, before
6019 * querying dirty_bitmap, we only need to kick all vcpus out of guest
6020 * mode as if vcpus is in root mode, the PML buffer must has been
6021 * flushed already. Note, PML is never enabled in hardware while
6024 if (enable_pml && !is_guest_mode(vcpu))
6025 vmx_flush_pml_buffer(vcpu);
6028 * KVM should never reach this point with a pending nested VM-Enter.
6029 * More specifically, short-circuiting VM-Entry to emulate L2 due to
6030 * invalid guest state should never happen as that means KVM knowingly
6031 * allowed a nested VM-Enter with an invalid vmcs12. More below.
6033 if (KVM_BUG_ON(vmx->nested.nested_run_pending, vcpu->kvm))
6036 if (is_guest_mode(vcpu)) {
6038 * PML is never enabled when running L2, bail immediately if a
6039 * PML full exit occurs as something is horribly wrong.
6041 if (exit_reason.basic == EXIT_REASON_PML_FULL)
6042 goto unexpected_vmexit;
6045 * The host physical addresses of some pages of guest memory
6046 * are loaded into the vmcs02 (e.g. vmcs12's Virtual APIC
6047 * Page). The CPU may write to these pages via their host
6048 * physical address while L2 is running, bypassing any
6049 * address-translation-based dirty tracking (e.g. EPT write
6052 * Mark them dirty on every exit from L2 to prevent them from
6053 * getting out of sync with dirty tracking.
6055 nested_mark_vmcs12_pages_dirty(vcpu);
6058 * Synthesize a triple fault if L2 state is invalid. In normal
6059 * operation, nested VM-Enter rejects any attempt to enter L2
6060 * with invalid state. However, those checks are skipped if
6061 * state is being stuffed via RSM or KVM_SET_NESTED_STATE. If
6062 * L2 state is invalid, it means either L1 modified SMRAM state
6063 * or userspace provided bad state. Synthesize TRIPLE_FAULT as
6064 * doing so is architecturally allowed in the RSM case, and is
6065 * the least awful solution for the userspace case without
6066 * risking false positives.
6068 if (vmx->emulation_required) {
6069 nested_vmx_vmexit(vcpu, EXIT_REASON_TRIPLE_FAULT, 0, 0);
6073 if (nested_vmx_reflect_vmexit(vcpu))
6077 /* If guest state is invalid, start emulating. L2 is handled above. */
6078 if (vmx->emulation_required)
6079 return handle_invalid_guest_state(vcpu);
6081 if (exit_reason.failed_vmentry) {
6083 vcpu->run->exit_reason = KVM_EXIT_FAIL_ENTRY;
6084 vcpu->run->fail_entry.hardware_entry_failure_reason
6086 vcpu->run->fail_entry.cpu = vcpu->arch.last_vmentry_cpu;
6090 if (unlikely(vmx->fail)) {
6092 vcpu->run->exit_reason = KVM_EXIT_FAIL_ENTRY;
6093 vcpu->run->fail_entry.hardware_entry_failure_reason
6094 = vmcs_read32(VM_INSTRUCTION_ERROR);
6095 vcpu->run->fail_entry.cpu = vcpu->arch.last_vmentry_cpu;
6101 * Do not try to fix EXIT_REASON_EPT_MISCONFIG if it caused by
6102 * delivery event since it indicates guest is accessing MMIO.
6103 * The vm-exit can be triggered again after return to guest that
6104 * will cause infinite loop.
6106 if ((vectoring_info & VECTORING_INFO_VALID_MASK) &&
6107 (exit_reason.basic != EXIT_REASON_EXCEPTION_NMI &&
6108 exit_reason.basic != EXIT_REASON_EPT_VIOLATION &&
6109 exit_reason.basic != EXIT_REASON_PML_FULL &&
6110 exit_reason.basic != EXIT_REASON_APIC_ACCESS &&
6111 exit_reason.basic != EXIT_REASON_TASK_SWITCH)) {
6114 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
6115 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_DELIVERY_EV;
6116 vcpu->run->internal.data[0] = vectoring_info;
6117 vcpu->run->internal.data[1] = exit_reason.full;
6118 vcpu->run->internal.data[2] = vcpu->arch.exit_qualification;
6119 if (exit_reason.basic == EXIT_REASON_EPT_MISCONFIG) {
6120 vcpu->run->internal.data[ndata++] =
6121 vmcs_read64(GUEST_PHYSICAL_ADDRESS);
6123 vcpu->run->internal.data[ndata++] = vcpu->arch.last_vmentry_cpu;
6124 vcpu->run->internal.ndata = ndata;
6128 if (unlikely(!enable_vnmi &&
6129 vmx->loaded_vmcs->soft_vnmi_blocked)) {
6130 if (!vmx_interrupt_blocked(vcpu)) {
6131 vmx->loaded_vmcs->soft_vnmi_blocked = 0;
6132 } else if (vmx->loaded_vmcs->vnmi_blocked_time > 1000000000LL &&
6133 vcpu->arch.nmi_pending) {
6135 * This CPU don't support us in finding the end of an
6136 * NMI-blocked window if the guest runs with IRQs
6137 * disabled. So we pull the trigger after 1 s of
6138 * futile waiting, but inform the user about this.
6140 printk(KERN_WARNING "%s: Breaking out of NMI-blocked "
6141 "state on VCPU %d after 1 s timeout\n",
6142 __func__, vcpu->vcpu_id);
6143 vmx->loaded_vmcs->soft_vnmi_blocked = 0;
6147 if (exit_fastpath != EXIT_FASTPATH_NONE)
6150 if (exit_reason.basic >= kvm_vmx_max_exit_handlers)
6151 goto unexpected_vmexit;
6152 #ifdef CONFIG_RETPOLINE
6153 if (exit_reason.basic == EXIT_REASON_MSR_WRITE)
6154 return kvm_emulate_wrmsr(vcpu);
6155 else if (exit_reason.basic == EXIT_REASON_PREEMPTION_TIMER)
6156 return handle_preemption_timer(vcpu);
6157 else if (exit_reason.basic == EXIT_REASON_INTERRUPT_WINDOW)
6158 return handle_interrupt_window(vcpu);
6159 else if (exit_reason.basic == EXIT_REASON_EXTERNAL_INTERRUPT)
6160 return handle_external_interrupt(vcpu);
6161 else if (exit_reason.basic == EXIT_REASON_HLT)
6162 return kvm_emulate_halt(vcpu);
6163 else if (exit_reason.basic == EXIT_REASON_EPT_MISCONFIG)
6164 return handle_ept_misconfig(vcpu);
6167 exit_handler_index = array_index_nospec((u16)exit_reason.basic,
6168 kvm_vmx_max_exit_handlers);
6169 if (!kvm_vmx_exit_handlers[exit_handler_index])
6170 goto unexpected_vmexit;
6172 return kvm_vmx_exit_handlers[exit_handler_index](vcpu);
6175 vcpu_unimpl(vcpu, "vmx: unexpected exit reason 0x%x\n",
6178 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
6179 vcpu->run->internal.suberror =
6180 KVM_INTERNAL_ERROR_UNEXPECTED_EXIT_REASON;
6181 vcpu->run->internal.ndata = 2;
6182 vcpu->run->internal.data[0] = exit_reason.full;
6183 vcpu->run->internal.data[1] = vcpu->arch.last_vmentry_cpu;
6187 static int vmx_handle_exit(struct kvm_vcpu *vcpu, fastpath_t exit_fastpath)
6189 int ret = __vmx_handle_exit(vcpu, exit_fastpath);
6192 * Exit to user space when bus lock detected to inform that there is
6193 * a bus lock in guest.
6195 if (to_vmx(vcpu)->exit_reason.bus_lock_detected) {
6197 vcpu->run->exit_reason = KVM_EXIT_X86_BUS_LOCK;
6199 vcpu->run->flags |= KVM_RUN_X86_BUS_LOCK;
6206 * Software based L1D cache flush which is used when microcode providing
6207 * the cache control MSR is not loaded.
6209 * The L1D cache is 32 KiB on Nehalem and later microarchitectures, but to
6210 * flush it is required to read in 64 KiB because the replacement algorithm
6211 * is not exactly LRU. This could be sized at runtime via topology
6212 * information but as all relevant affected CPUs have 32KiB L1D cache size
6213 * there is no point in doing so.
6215 static noinstr void vmx_l1d_flush(struct kvm_vcpu *vcpu)
6217 int size = PAGE_SIZE << L1D_CACHE_ORDER;
6220 * This code is only executed when the the flush mode is 'cond' or
6223 if (static_branch_likely(&vmx_l1d_flush_cond)) {
6227 * Clear the per-vcpu flush bit, it gets set again
6228 * either from vcpu_run() or from one of the unsafe
6231 flush_l1d = vcpu->arch.l1tf_flush_l1d;
6232 vcpu->arch.l1tf_flush_l1d = false;
6235 * Clear the per-cpu flush bit, it gets set again from
6236 * the interrupt handlers.
6238 flush_l1d |= kvm_get_cpu_l1tf_flush_l1d();
6239 kvm_clear_cpu_l1tf_flush_l1d();
6245 vcpu->stat.l1d_flush++;
6247 if (static_cpu_has(X86_FEATURE_FLUSH_L1D)) {
6248 native_wrmsrl(MSR_IA32_FLUSH_CMD, L1D_FLUSH);
6253 /* First ensure the pages are in the TLB */
6254 "xorl %%eax, %%eax\n"
6255 ".Lpopulate_tlb:\n\t"
6256 "movzbl (%[flush_pages], %%" _ASM_AX "), %%ecx\n\t"
6257 "addl $4096, %%eax\n\t"
6258 "cmpl %%eax, %[size]\n\t"
6259 "jne .Lpopulate_tlb\n\t"
6260 "xorl %%eax, %%eax\n\t"
6262 /* Now fill the cache */
6263 "xorl %%eax, %%eax\n"
6265 "movzbl (%[flush_pages], %%" _ASM_AX "), %%ecx\n\t"
6266 "addl $64, %%eax\n\t"
6267 "cmpl %%eax, %[size]\n\t"
6268 "jne .Lfill_cache\n\t"
6270 :: [flush_pages] "r" (vmx_l1d_flush_pages),
6272 : "eax", "ebx", "ecx", "edx");
6275 static void vmx_update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
6277 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
6280 if (is_guest_mode(vcpu) &&
6281 nested_cpu_has(vmcs12, CPU_BASED_TPR_SHADOW))
6284 tpr_threshold = (irr == -1 || tpr < irr) ? 0 : irr;
6285 if (is_guest_mode(vcpu))
6286 to_vmx(vcpu)->nested.l1_tpr_threshold = tpr_threshold;
6288 vmcs_write32(TPR_THRESHOLD, tpr_threshold);
6291 void vmx_set_virtual_apic_mode(struct kvm_vcpu *vcpu)
6293 struct vcpu_vmx *vmx = to_vmx(vcpu);
6294 u32 sec_exec_control;
6296 if (!lapic_in_kernel(vcpu))
6299 if (!flexpriority_enabled &&
6300 !cpu_has_vmx_virtualize_x2apic_mode())
6303 /* Postpone execution until vmcs01 is the current VMCS. */
6304 if (is_guest_mode(vcpu)) {
6305 vmx->nested.change_vmcs01_virtual_apic_mode = true;
6309 sec_exec_control = secondary_exec_controls_get(vmx);
6310 sec_exec_control &= ~(SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
6311 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE);
6313 switch (kvm_get_apic_mode(vcpu)) {
6314 case LAPIC_MODE_INVALID:
6315 WARN_ONCE(true, "Invalid local APIC state");
6317 case LAPIC_MODE_DISABLED:
6319 case LAPIC_MODE_XAPIC:
6320 if (flexpriority_enabled) {
6322 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
6323 kvm_make_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu);
6326 * Flush the TLB, reloading the APIC access page will
6327 * only do so if its physical address has changed, but
6328 * the guest may have inserted a non-APIC mapping into
6329 * the TLB while the APIC access page was disabled.
6331 kvm_make_request(KVM_REQ_TLB_FLUSH_CURRENT, vcpu);
6334 case LAPIC_MODE_X2APIC:
6335 if (cpu_has_vmx_virtualize_x2apic_mode())
6337 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE;
6340 secondary_exec_controls_set(vmx, sec_exec_control);
6342 vmx_update_msr_bitmap_x2apic(vcpu);
6345 static void vmx_set_apic_access_page_addr(struct kvm_vcpu *vcpu)
6349 /* Defer reload until vmcs01 is the current VMCS. */
6350 if (is_guest_mode(vcpu)) {
6351 to_vmx(vcpu)->nested.reload_vmcs01_apic_access_page = true;
6355 if (!(secondary_exec_controls_get(to_vmx(vcpu)) &
6356 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))
6359 page = gfn_to_page(vcpu->kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT);
6360 if (is_error_page(page))
6363 vmcs_write64(APIC_ACCESS_ADDR, page_to_phys(page));
6364 vmx_flush_tlb_current(vcpu);
6367 * Do not pin apic access page in memory, the MMU notifier
6368 * will call us again if it is migrated or swapped out.
6373 static void vmx_hwapic_isr_update(struct kvm_vcpu *vcpu, int max_isr)
6381 status = vmcs_read16(GUEST_INTR_STATUS);
6383 if (max_isr != old) {
6385 status |= max_isr << 8;
6386 vmcs_write16(GUEST_INTR_STATUS, status);
6390 static void vmx_set_rvi(int vector)
6398 status = vmcs_read16(GUEST_INTR_STATUS);
6399 old = (u8)status & 0xff;
6400 if ((u8)vector != old) {
6402 status |= (u8)vector;
6403 vmcs_write16(GUEST_INTR_STATUS, status);
6407 static void vmx_hwapic_irr_update(struct kvm_vcpu *vcpu, int max_irr)
6410 * When running L2, updating RVI is only relevant when
6411 * vmcs12 virtual-interrupt-delivery enabled.
6412 * However, it can be enabled only when L1 also
6413 * intercepts external-interrupts and in that case
6414 * we should not update vmcs02 RVI but instead intercept
6415 * interrupt. Therefore, do nothing when running L2.
6417 if (!is_guest_mode(vcpu))
6418 vmx_set_rvi(max_irr);
6421 static int vmx_sync_pir_to_irr(struct kvm_vcpu *vcpu)
6423 struct vcpu_vmx *vmx = to_vmx(vcpu);
6425 bool got_posted_interrupt;
6427 if (KVM_BUG_ON(!enable_apicv, vcpu->kvm))
6430 if (pi_test_on(&vmx->pi_desc)) {
6431 pi_clear_on(&vmx->pi_desc);
6433 * IOMMU can write to PID.ON, so the barrier matters even on UP.
6434 * But on x86 this is just a compiler barrier anyway.
6436 smp_mb__after_atomic();
6437 got_posted_interrupt =
6438 kvm_apic_update_irr(vcpu, vmx->pi_desc.pir, &max_irr);
6440 max_irr = kvm_lapic_find_highest_irr(vcpu);
6441 got_posted_interrupt = false;
6445 * Newly recognized interrupts are injected via either virtual interrupt
6446 * delivery (RVI) or KVM_REQ_EVENT. Virtual interrupt delivery is
6447 * disabled in two cases:
6449 * 1) If L2 is running and the vCPU has a new pending interrupt. If L1
6450 * wants to exit on interrupts, KVM_REQ_EVENT is needed to synthesize a
6451 * VM-Exit to L1. If L1 doesn't want to exit, the interrupt is injected
6452 * into L2, but KVM doesn't use virtual interrupt delivery to inject
6453 * interrupts into L2, and so KVM_REQ_EVENT is again needed.
6455 * 2) If APICv is disabled for this vCPU, assigned devices may still
6456 * attempt to post interrupts. The posted interrupt vector will cause
6457 * a VM-Exit and the subsequent entry will call sync_pir_to_irr.
6459 if (!is_guest_mode(vcpu) && kvm_vcpu_apicv_active(vcpu))
6460 vmx_set_rvi(max_irr);
6461 else if (got_posted_interrupt)
6462 kvm_make_request(KVM_REQ_EVENT, vcpu);
6467 static void vmx_load_eoi_exitmap(struct kvm_vcpu *vcpu, u64 *eoi_exit_bitmap)
6469 if (!kvm_vcpu_apicv_active(vcpu))
6472 vmcs_write64(EOI_EXIT_BITMAP0, eoi_exit_bitmap[0]);
6473 vmcs_write64(EOI_EXIT_BITMAP1, eoi_exit_bitmap[1]);
6474 vmcs_write64(EOI_EXIT_BITMAP2, eoi_exit_bitmap[2]);
6475 vmcs_write64(EOI_EXIT_BITMAP3, eoi_exit_bitmap[3]);
6478 static void vmx_apicv_post_state_restore(struct kvm_vcpu *vcpu)
6480 struct vcpu_vmx *vmx = to_vmx(vcpu);
6482 pi_clear_on(&vmx->pi_desc);
6483 memset(vmx->pi_desc.pir, 0, sizeof(vmx->pi_desc.pir));
6486 void vmx_do_interrupt_nmi_irqoff(unsigned long entry);
6488 static void handle_interrupt_nmi_irqoff(struct kvm_vcpu *vcpu,
6489 unsigned long entry)
6491 bool is_nmi = entry == (unsigned long)asm_exc_nmi_noist;
6493 kvm_before_interrupt(vcpu, is_nmi ? KVM_HANDLING_NMI : KVM_HANDLING_IRQ);
6494 vmx_do_interrupt_nmi_irqoff(entry);
6495 kvm_after_interrupt(vcpu);
6498 static void handle_nm_fault_irqoff(struct kvm_vcpu *vcpu)
6501 * Save xfd_err to guest_fpu before interrupt is enabled, so the
6502 * MSR value is not clobbered by the host activity before the guest
6503 * has chance to consume it.
6505 * Do not blindly read xfd_err here, since this exception might
6506 * be caused by L1 interception on a platform which doesn't
6507 * support xfd at all.
6509 * Do it conditionally upon guest_fpu::xfd. xfd_err matters
6510 * only when xfd contains a non-zero value.
6512 * Queuing exception is done in vmx_handle_exit. See comment there.
6514 if (vcpu->arch.guest_fpu.fpstate->xfd)
6515 rdmsrl(MSR_IA32_XFD_ERR, vcpu->arch.guest_fpu.xfd_err);
6518 static void handle_exception_nmi_irqoff(struct vcpu_vmx *vmx)
6520 const unsigned long nmi_entry = (unsigned long)asm_exc_nmi_noist;
6521 u32 intr_info = vmx_get_intr_info(&vmx->vcpu);
6523 /* if exit due to PF check for async PF */
6524 if (is_page_fault(intr_info))
6525 vmx->vcpu.arch.apf.host_apf_flags = kvm_read_and_reset_apf_flags();
6526 /* if exit due to NM, handle before interrupts are enabled */
6527 else if (is_nm_fault(intr_info))
6528 handle_nm_fault_irqoff(&vmx->vcpu);
6529 /* Handle machine checks before interrupts are enabled */
6530 else if (is_machine_check(intr_info))
6531 kvm_machine_check();
6532 /* We need to handle NMIs before interrupts are enabled */
6533 else if (is_nmi(intr_info))
6534 handle_interrupt_nmi_irqoff(&vmx->vcpu, nmi_entry);
6537 static void handle_external_interrupt_irqoff(struct kvm_vcpu *vcpu)
6539 u32 intr_info = vmx_get_intr_info(vcpu);
6540 unsigned int vector = intr_info & INTR_INFO_VECTOR_MASK;
6541 gate_desc *desc = (gate_desc *)host_idt_base + vector;
6543 if (KVM_BUG(!is_external_intr(intr_info), vcpu->kvm,
6544 "KVM: unexpected VM-Exit interrupt info: 0x%x", intr_info))
6547 handle_interrupt_nmi_irqoff(vcpu, gate_offset(desc));
6550 static void vmx_handle_exit_irqoff(struct kvm_vcpu *vcpu)
6552 struct vcpu_vmx *vmx = to_vmx(vcpu);
6554 if (vmx->emulation_required)
6557 if (vmx->exit_reason.basic == EXIT_REASON_EXTERNAL_INTERRUPT)
6558 handle_external_interrupt_irqoff(vcpu);
6559 else if (vmx->exit_reason.basic == EXIT_REASON_EXCEPTION_NMI)
6560 handle_exception_nmi_irqoff(vmx);
6564 * The kvm parameter can be NULL (module initialization, or invocation before
6565 * VM creation). Be sure to check the kvm parameter before using it.
6567 static bool vmx_has_emulated_msr(struct kvm *kvm, u32 index)
6570 case MSR_IA32_SMBASE:
6572 * We cannot do SMM unless we can run the guest in big
6575 return enable_unrestricted_guest || emulate_invalid_guest_state;
6576 case MSR_IA32_VMX_BASIC ... MSR_IA32_VMX_VMFUNC:
6578 case MSR_AMD64_VIRT_SPEC_CTRL:
6579 case MSR_AMD64_TSC_RATIO:
6580 /* This is AMD only. */
6587 static void vmx_recover_nmi_blocking(struct vcpu_vmx *vmx)
6592 bool idtv_info_valid;
6594 idtv_info_valid = vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK;
6597 if (vmx->loaded_vmcs->nmi_known_unmasked)
6600 exit_intr_info = vmx_get_intr_info(&vmx->vcpu);
6601 unblock_nmi = (exit_intr_info & INTR_INFO_UNBLOCK_NMI) != 0;
6602 vector = exit_intr_info & INTR_INFO_VECTOR_MASK;
6604 * SDM 3: 27.7.1.2 (September 2008)
6605 * Re-set bit "block by NMI" before VM entry if vmexit caused by
6606 * a guest IRET fault.
6607 * SDM 3: 23.2.2 (September 2008)
6608 * Bit 12 is undefined in any of the following cases:
6609 * If the VM exit sets the valid bit in the IDT-vectoring
6610 * information field.
6611 * If the VM exit is due to a double fault.
6613 if ((exit_intr_info & INTR_INFO_VALID_MASK) && unblock_nmi &&
6614 vector != DF_VECTOR && !idtv_info_valid)
6615 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
6616 GUEST_INTR_STATE_NMI);
6618 vmx->loaded_vmcs->nmi_known_unmasked =
6619 !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO)
6620 & GUEST_INTR_STATE_NMI);
6621 } else if (unlikely(vmx->loaded_vmcs->soft_vnmi_blocked))
6622 vmx->loaded_vmcs->vnmi_blocked_time +=
6623 ktime_to_ns(ktime_sub(ktime_get(),
6624 vmx->loaded_vmcs->entry_time));
6627 static void __vmx_complete_interrupts(struct kvm_vcpu *vcpu,
6628 u32 idt_vectoring_info,
6629 int instr_len_field,
6630 int error_code_field)
6634 bool idtv_info_valid;
6636 idtv_info_valid = idt_vectoring_info & VECTORING_INFO_VALID_MASK;
6638 vcpu->arch.nmi_injected = false;
6639 kvm_clear_exception_queue(vcpu);
6640 kvm_clear_interrupt_queue(vcpu);
6642 if (!idtv_info_valid)
6645 kvm_make_request(KVM_REQ_EVENT, vcpu);
6647 vector = idt_vectoring_info & VECTORING_INFO_VECTOR_MASK;
6648 type = idt_vectoring_info & VECTORING_INFO_TYPE_MASK;
6651 case INTR_TYPE_NMI_INTR:
6652 vcpu->arch.nmi_injected = true;
6654 * SDM 3: 27.7.1.2 (September 2008)
6655 * Clear bit "block by NMI" before VM entry if a NMI
6658 vmx_set_nmi_mask(vcpu, false);
6660 case INTR_TYPE_SOFT_EXCEPTION:
6661 vcpu->arch.event_exit_inst_len = vmcs_read32(instr_len_field);
6663 case INTR_TYPE_HARD_EXCEPTION:
6664 if (idt_vectoring_info & VECTORING_INFO_DELIVER_CODE_MASK) {
6665 u32 err = vmcs_read32(error_code_field);
6666 kvm_requeue_exception_e(vcpu, vector, err);
6668 kvm_requeue_exception(vcpu, vector);
6670 case INTR_TYPE_SOFT_INTR:
6671 vcpu->arch.event_exit_inst_len = vmcs_read32(instr_len_field);
6673 case INTR_TYPE_EXT_INTR:
6674 kvm_queue_interrupt(vcpu, vector, type == INTR_TYPE_SOFT_INTR);
6681 static void vmx_complete_interrupts(struct vcpu_vmx *vmx)
6683 __vmx_complete_interrupts(&vmx->vcpu, vmx->idt_vectoring_info,
6684 VM_EXIT_INSTRUCTION_LEN,
6685 IDT_VECTORING_ERROR_CODE);
6688 static void vmx_cancel_injection(struct kvm_vcpu *vcpu)
6690 __vmx_complete_interrupts(vcpu,
6691 vmcs_read32(VM_ENTRY_INTR_INFO_FIELD),
6692 VM_ENTRY_INSTRUCTION_LEN,
6693 VM_ENTRY_EXCEPTION_ERROR_CODE);
6695 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0);
6698 static void atomic_switch_perf_msrs(struct vcpu_vmx *vmx)
6701 struct perf_guest_switch_msr *msrs;
6703 /* Note, nr_msrs may be garbage if perf_guest_get_msrs() returns NULL. */
6704 msrs = perf_guest_get_msrs(&nr_msrs);
6708 for (i = 0; i < nr_msrs; i++)
6709 if (msrs[i].host == msrs[i].guest)
6710 clear_atomic_switch_msr(vmx, msrs[i].msr);
6712 add_atomic_switch_msr(vmx, msrs[i].msr, msrs[i].guest,
6713 msrs[i].host, false);
6716 static void vmx_update_hv_timer(struct kvm_vcpu *vcpu)
6718 struct vcpu_vmx *vmx = to_vmx(vcpu);
6722 if (vmx->req_immediate_exit) {
6723 vmcs_write32(VMX_PREEMPTION_TIMER_VALUE, 0);
6724 vmx->loaded_vmcs->hv_timer_soft_disabled = false;
6725 } else if (vmx->hv_deadline_tsc != -1) {
6727 if (vmx->hv_deadline_tsc > tscl)
6728 /* set_hv_timer ensures the delta fits in 32-bits */
6729 delta_tsc = (u32)((vmx->hv_deadline_tsc - tscl) >>
6730 cpu_preemption_timer_multi);
6734 vmcs_write32(VMX_PREEMPTION_TIMER_VALUE, delta_tsc);
6735 vmx->loaded_vmcs->hv_timer_soft_disabled = false;
6736 } else if (!vmx->loaded_vmcs->hv_timer_soft_disabled) {
6737 vmcs_write32(VMX_PREEMPTION_TIMER_VALUE, -1);
6738 vmx->loaded_vmcs->hv_timer_soft_disabled = true;
6742 void noinstr vmx_update_host_rsp(struct vcpu_vmx *vmx, unsigned long host_rsp)
6744 if (unlikely(host_rsp != vmx->loaded_vmcs->host_state.rsp)) {
6745 vmx->loaded_vmcs->host_state.rsp = host_rsp;
6746 vmcs_writel(HOST_RSP, host_rsp);
6750 static fastpath_t vmx_exit_handlers_fastpath(struct kvm_vcpu *vcpu)
6752 switch (to_vmx(vcpu)->exit_reason.basic) {
6753 case EXIT_REASON_MSR_WRITE:
6754 return handle_fastpath_set_msr_irqoff(vcpu);
6755 case EXIT_REASON_PREEMPTION_TIMER:
6756 return handle_fastpath_preemption_timer(vcpu);
6758 return EXIT_FASTPATH_NONE;
6762 static noinstr void vmx_vcpu_enter_exit(struct kvm_vcpu *vcpu,
6763 struct vcpu_vmx *vmx)
6765 guest_state_enter_irqoff();
6767 /* L1D Flush includes CPU buffer clear to mitigate MDS */
6768 if (static_branch_unlikely(&vmx_l1d_should_flush))
6769 vmx_l1d_flush(vcpu);
6770 else if (static_branch_unlikely(&mds_user_clear))
6771 mds_clear_cpu_buffers();
6773 if (vcpu->arch.cr2 != native_read_cr2())
6774 native_write_cr2(vcpu->arch.cr2);
6776 vmx->fail = __vmx_vcpu_run(vmx, (unsigned long *)&vcpu->arch.regs,
6777 vmx->loaded_vmcs->launched);
6779 vcpu->arch.cr2 = native_read_cr2();
6781 guest_state_exit_irqoff();
6784 static fastpath_t vmx_vcpu_run(struct kvm_vcpu *vcpu)
6786 struct vcpu_vmx *vmx = to_vmx(vcpu);
6787 unsigned long cr3, cr4;
6789 /* Record the guest's net vcpu time for enforced NMI injections. */
6790 if (unlikely(!enable_vnmi &&
6791 vmx->loaded_vmcs->soft_vnmi_blocked))
6792 vmx->loaded_vmcs->entry_time = ktime_get();
6795 * Don't enter VMX if guest state is invalid, let the exit handler
6796 * start emulation until we arrive back to a valid state. Synthesize a
6797 * consistency check VM-Exit due to invalid guest state and bail.
6799 if (unlikely(vmx->emulation_required)) {
6802 vmx->exit_reason.full = EXIT_REASON_INVALID_STATE;
6803 vmx->exit_reason.failed_vmentry = 1;
6804 kvm_register_mark_available(vcpu, VCPU_EXREG_EXIT_INFO_1);
6805 vmx->exit_qualification = ENTRY_FAIL_DEFAULT;
6806 kvm_register_mark_available(vcpu, VCPU_EXREG_EXIT_INFO_2);
6807 vmx->exit_intr_info = 0;
6808 return EXIT_FASTPATH_NONE;
6811 trace_kvm_entry(vcpu);
6813 if (vmx->ple_window_dirty) {
6814 vmx->ple_window_dirty = false;
6815 vmcs_write32(PLE_WINDOW, vmx->ple_window);
6819 * We did this in prepare_switch_to_guest, because it needs to
6820 * be within srcu_read_lock.
6822 WARN_ON_ONCE(vmx->nested.need_vmcs12_to_shadow_sync);
6824 if (kvm_register_is_dirty(vcpu, VCPU_REGS_RSP))
6825 vmcs_writel(GUEST_RSP, vcpu->arch.regs[VCPU_REGS_RSP]);
6826 if (kvm_register_is_dirty(vcpu, VCPU_REGS_RIP))
6827 vmcs_writel(GUEST_RIP, vcpu->arch.regs[VCPU_REGS_RIP]);
6828 vcpu->arch.regs_dirty = 0;
6831 * Refresh vmcs.HOST_CR3 if necessary. This must be done immediately
6832 * prior to VM-Enter, as the kernel may load a new ASID (PCID) any time
6833 * it switches back to the current->mm, which can occur in KVM context
6834 * when switching to a temporary mm to patch kernel code, e.g. if KVM
6835 * toggles a static key while handling a VM-Exit.
6837 cr3 = __get_current_cr3_fast();
6838 if (unlikely(cr3 != vmx->loaded_vmcs->host_state.cr3)) {
6839 vmcs_writel(HOST_CR3, cr3);
6840 vmx->loaded_vmcs->host_state.cr3 = cr3;
6843 cr4 = cr4_read_shadow();
6844 if (unlikely(cr4 != vmx->loaded_vmcs->host_state.cr4)) {
6845 vmcs_writel(HOST_CR4, cr4);
6846 vmx->loaded_vmcs->host_state.cr4 = cr4;
6849 /* When KVM_DEBUGREG_WONT_EXIT, dr6 is accessible in guest. */
6850 if (unlikely(vcpu->arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT))
6851 set_debugreg(vcpu->arch.dr6, 6);
6853 /* When single-stepping over STI and MOV SS, we must clear the
6854 * corresponding interruptibility bits in the guest state. Otherwise
6855 * vmentry fails as it then expects bit 14 (BS) in pending debug
6856 * exceptions being set, but that's not correct for the guest debugging
6858 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
6859 vmx_set_interrupt_shadow(vcpu, 0);
6861 kvm_load_guest_xsave_state(vcpu);
6863 pt_guest_enter(vmx);
6865 atomic_switch_perf_msrs(vmx);
6866 if (intel_pmu_lbr_is_enabled(vcpu))
6867 vmx_passthrough_lbr_msrs(vcpu);
6869 if (enable_preemption_timer)
6870 vmx_update_hv_timer(vcpu);
6872 kvm_wait_lapic_expire(vcpu);
6875 * If this vCPU has touched SPEC_CTRL, restore the guest's value if
6876 * it's non-zero. Since vmentry is serialising on affected CPUs, there
6877 * is no need to worry about the conditional branch over the wrmsr
6878 * being speculatively taken.
6880 x86_spec_ctrl_set_guest(vmx->spec_ctrl, 0);
6882 /* The actual VMENTER/EXIT is in the .noinstr.text section. */
6883 vmx_vcpu_enter_exit(vcpu, vmx);
6886 * We do not use IBRS in the kernel. If this vCPU has used the
6887 * SPEC_CTRL MSR it may have left it on; save the value and
6888 * turn it off. This is much more efficient than blindly adding
6889 * it to the atomic save/restore list. Especially as the former
6890 * (Saving guest MSRs on vmexit) doesn't even exist in KVM.
6892 * For non-nested case:
6893 * If the L01 MSR bitmap does not intercept the MSR, then we need to
6897 * If the L02 MSR bitmap does not intercept the MSR, then we need to
6900 if (unlikely(!msr_write_intercepted(vmx, MSR_IA32_SPEC_CTRL)))
6901 vmx->spec_ctrl = native_read_msr(MSR_IA32_SPEC_CTRL);
6903 x86_spec_ctrl_restore_host(vmx->spec_ctrl, 0);
6905 /* All fields are clean at this point */
6906 if (static_branch_unlikely(&enable_evmcs)) {
6907 current_evmcs->hv_clean_fields |=
6908 HV_VMX_ENLIGHTENED_CLEAN_FIELD_ALL;
6910 current_evmcs->hv_vp_id = kvm_hv_get_vpindex(vcpu);
6913 /* MSR_IA32_DEBUGCTLMSR is zeroed on vmexit. Restore it if needed */
6914 if (vmx->host_debugctlmsr)
6915 update_debugctlmsr(vmx->host_debugctlmsr);
6917 #ifndef CONFIG_X86_64
6919 * The sysexit path does not restore ds/es, so we must set them to
6920 * a reasonable value ourselves.
6922 * We can't defer this to vmx_prepare_switch_to_host() since that
6923 * function may be executed in interrupt context, which saves and
6924 * restore segments around it, nullifying its effect.
6926 loadsegment(ds, __USER_DS);
6927 loadsegment(es, __USER_DS);
6930 vcpu->arch.regs_avail &= ~VMX_REGS_LAZY_LOAD_SET;
6934 kvm_load_host_xsave_state(vcpu);
6936 if (is_guest_mode(vcpu)) {
6938 * Track VMLAUNCH/VMRESUME that have made past guest state
6941 if (vmx->nested.nested_run_pending &&
6942 !vmx->exit_reason.failed_vmentry)
6943 ++vcpu->stat.nested_run;
6945 vmx->nested.nested_run_pending = 0;
6948 vmx->idt_vectoring_info = 0;
6950 if (unlikely(vmx->fail)) {
6951 vmx->exit_reason.full = 0xdead;
6952 return EXIT_FASTPATH_NONE;
6955 vmx->exit_reason.full = vmcs_read32(VM_EXIT_REASON);
6956 if (unlikely((u16)vmx->exit_reason.basic == EXIT_REASON_MCE_DURING_VMENTRY))
6957 kvm_machine_check();
6959 if (likely(!vmx->exit_reason.failed_vmentry))
6960 vmx->idt_vectoring_info = vmcs_read32(IDT_VECTORING_INFO_FIELD);
6962 trace_kvm_exit(vcpu, KVM_ISA_VMX);
6964 if (unlikely(vmx->exit_reason.failed_vmentry))
6965 return EXIT_FASTPATH_NONE;
6967 vmx->loaded_vmcs->launched = 1;
6969 vmx_recover_nmi_blocking(vmx);
6970 vmx_complete_interrupts(vmx);
6972 if (is_guest_mode(vcpu))
6973 return EXIT_FASTPATH_NONE;
6975 return vmx_exit_handlers_fastpath(vcpu);
6978 static void vmx_vcpu_free(struct kvm_vcpu *vcpu)
6980 struct vcpu_vmx *vmx = to_vmx(vcpu);
6983 vmx_destroy_pml_buffer(vmx);
6984 free_vpid(vmx->vpid);
6985 nested_vmx_free_vcpu(vcpu);
6986 free_loaded_vmcs(vmx->loaded_vmcs);
6989 static int vmx_vcpu_create(struct kvm_vcpu *vcpu)
6991 struct vmx_uret_msr *tsx_ctrl;
6992 struct vcpu_vmx *vmx;
6995 BUILD_BUG_ON(offsetof(struct vcpu_vmx, vcpu) != 0);
6998 INIT_LIST_HEAD(&vmx->pi_wakeup_list);
7002 vmx->vpid = allocate_vpid();
7005 * If PML is turned on, failure on enabling PML just results in failure
7006 * of creating the vcpu, therefore we can simplify PML logic (by
7007 * avoiding dealing with cases, such as enabling PML partially on vcpus
7008 * for the guest), etc.
7011 vmx->pml_pg = alloc_page(GFP_KERNEL_ACCOUNT | __GFP_ZERO);
7016 for (i = 0; i < kvm_nr_uret_msrs; ++i)
7017 vmx->guest_uret_msrs[i].mask = -1ull;
7018 if (boot_cpu_has(X86_FEATURE_RTM)) {
7020 * TSX_CTRL_CPUID_CLEAR is handled in the CPUID interception.
7021 * Keep the host value unchanged to avoid changing CPUID bits
7022 * under the host kernel's feet.
7024 tsx_ctrl = vmx_find_uret_msr(vmx, MSR_IA32_TSX_CTRL);
7026 tsx_ctrl->mask = ~(u64)TSX_CTRL_CPUID_CLEAR;
7029 err = alloc_loaded_vmcs(&vmx->vmcs01);
7034 * Use Hyper-V 'Enlightened MSR Bitmap' feature when KVM runs as a
7035 * nested (L1) hypervisor and Hyper-V in L0 supports it. Enable the
7036 * feature only for vmcs01, KVM currently isn't equipped to realize any
7037 * performance benefits from enabling it for vmcs02.
7039 if (IS_ENABLED(CONFIG_HYPERV) && static_branch_unlikely(&enable_evmcs) &&
7040 (ms_hyperv.nested_features & HV_X64_NESTED_MSR_BITMAP)) {
7041 struct hv_enlightened_vmcs *evmcs = (void *)vmx->vmcs01.vmcs;
7043 evmcs->hv_enlightenments_control.msr_bitmap = 1;
7046 /* The MSR bitmap starts with all ones */
7047 bitmap_fill(vmx->shadow_msr_intercept.read, MAX_POSSIBLE_PASSTHROUGH_MSRS);
7048 bitmap_fill(vmx->shadow_msr_intercept.write, MAX_POSSIBLE_PASSTHROUGH_MSRS);
7050 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_TSC, MSR_TYPE_R);
7051 #ifdef CONFIG_X86_64
7052 vmx_disable_intercept_for_msr(vcpu, MSR_FS_BASE, MSR_TYPE_RW);
7053 vmx_disable_intercept_for_msr(vcpu, MSR_GS_BASE, MSR_TYPE_RW);
7054 vmx_disable_intercept_for_msr(vcpu, MSR_KERNEL_GS_BASE, MSR_TYPE_RW);
7056 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_SYSENTER_CS, MSR_TYPE_RW);
7057 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_SYSENTER_ESP, MSR_TYPE_RW);
7058 vmx_disable_intercept_for_msr(vcpu, MSR_IA32_SYSENTER_EIP, MSR_TYPE_RW);
7059 if (kvm_cstate_in_guest(vcpu->kvm)) {
7060 vmx_disable_intercept_for_msr(vcpu, MSR_CORE_C1_RES, MSR_TYPE_R);
7061 vmx_disable_intercept_for_msr(vcpu, MSR_CORE_C3_RESIDENCY, MSR_TYPE_R);
7062 vmx_disable_intercept_for_msr(vcpu, MSR_CORE_C6_RESIDENCY, MSR_TYPE_R);
7063 vmx_disable_intercept_for_msr(vcpu, MSR_CORE_C7_RESIDENCY, MSR_TYPE_R);
7066 vmx->loaded_vmcs = &vmx->vmcs01;
7068 if (cpu_need_virtualize_apic_accesses(vcpu)) {
7069 err = alloc_apic_access_page(vcpu->kvm);
7074 if (enable_ept && !enable_unrestricted_guest) {
7075 err = init_rmode_identity_map(vcpu->kvm);
7083 free_loaded_vmcs(vmx->loaded_vmcs);
7085 vmx_destroy_pml_buffer(vmx);
7087 free_vpid(vmx->vpid);
7091 #define L1TF_MSG_SMT "L1TF CPU bug present and SMT on, data leak possible. See CVE-2018-3646 and https://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/l1tf.html for details.\n"
7092 #define L1TF_MSG_L1D "L1TF CPU bug present and virtualization mitigation disabled, data leak possible. See CVE-2018-3646 and https://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/l1tf.html for details.\n"
7094 static int vmx_vm_init(struct kvm *kvm)
7097 kvm->arch.pause_in_guest = true;
7099 if (boot_cpu_has(X86_BUG_L1TF) && enable_ept) {
7100 switch (l1tf_mitigation) {
7101 case L1TF_MITIGATION_OFF:
7102 case L1TF_MITIGATION_FLUSH_NOWARN:
7103 /* 'I explicitly don't care' is set */
7105 case L1TF_MITIGATION_FLUSH:
7106 case L1TF_MITIGATION_FLUSH_NOSMT:
7107 case L1TF_MITIGATION_FULL:
7109 * Warn upon starting the first VM in a potentially
7110 * insecure environment.
7112 if (sched_smt_active())
7113 pr_warn_once(L1TF_MSG_SMT);
7114 if (l1tf_vmx_mitigation == VMENTER_L1D_FLUSH_NEVER)
7115 pr_warn_once(L1TF_MSG_L1D);
7117 case L1TF_MITIGATION_FULL_FORCE:
7118 /* Flush is enforced */
7125 static int __init vmx_check_processor_compat(void)
7127 struct vmcs_config vmcs_conf;
7128 struct vmx_capability vmx_cap;
7130 if (!this_cpu_has(X86_FEATURE_MSR_IA32_FEAT_CTL) ||
7131 !this_cpu_has(X86_FEATURE_VMX)) {
7132 pr_err("kvm: VMX is disabled on CPU %d\n", smp_processor_id());
7136 if (setup_vmcs_config(&vmcs_conf, &vmx_cap) < 0)
7139 nested_vmx_setup_ctls_msrs(&vmcs_conf.nested, vmx_cap.ept);
7140 if (memcmp(&vmcs_config, &vmcs_conf, sizeof(struct vmcs_config)) != 0) {
7141 printk(KERN_ERR "kvm: CPU %d feature inconsistency!\n",
7142 smp_processor_id());
7148 static u64 vmx_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
7152 /* We wanted to honor guest CD/MTRR/PAT, but doing so could result in
7153 * memory aliases with conflicting memory types and sometimes MCEs.
7154 * We have to be careful as to what are honored and when.
7156 * For MMIO, guest CD/MTRR are ignored. The EPT memory type is set to
7157 * UC. The effective memory type is UC or WC depending on guest PAT.
7158 * This was historically the source of MCEs and we want to be
7161 * When there is no need to deal with noncoherent DMA (e.g., no VT-d
7162 * or VT-d has snoop control), guest CD/MTRR/PAT are all ignored. The
7163 * EPT memory type is set to WB. The effective memory type is forced
7166 * Otherwise, we trust guest. Guest CD/MTRR/PAT are all honored. The
7167 * EPT memory type is used to emulate guest CD/MTRR.
7171 return MTRR_TYPE_UNCACHABLE << VMX_EPT_MT_EPTE_SHIFT;
7173 if (!kvm_arch_has_noncoherent_dma(vcpu->kvm))
7174 return (MTRR_TYPE_WRBACK << VMX_EPT_MT_EPTE_SHIFT) | VMX_EPT_IPAT_BIT;
7176 if (kvm_read_cr0(vcpu) & X86_CR0_CD) {
7177 if (kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED))
7178 cache = MTRR_TYPE_WRBACK;
7180 cache = MTRR_TYPE_UNCACHABLE;
7182 return (cache << VMX_EPT_MT_EPTE_SHIFT) | VMX_EPT_IPAT_BIT;
7185 return kvm_mtrr_get_guest_memory_type(vcpu, gfn) << VMX_EPT_MT_EPTE_SHIFT;
7188 static void vmcs_set_secondary_exec_control(struct vcpu_vmx *vmx, u32 new_ctl)
7191 * These bits in the secondary execution controls field
7192 * are dynamic, the others are mostly based on the hypervisor
7193 * architecture and the guest's CPUID. Do not touch the
7197 SECONDARY_EXEC_SHADOW_VMCS |
7198 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
7199 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
7200 SECONDARY_EXEC_DESC;
7202 u32 cur_ctl = secondary_exec_controls_get(vmx);
7204 secondary_exec_controls_set(vmx, (new_ctl & ~mask) | (cur_ctl & mask));
7208 * Generate MSR_IA32_VMX_CR{0,4}_FIXED1 according to CPUID. Only set bits
7209 * (indicating "allowed-1") if they are supported in the guest's CPUID.
7211 static void nested_vmx_cr_fixed1_bits_update(struct kvm_vcpu *vcpu)
7213 struct vcpu_vmx *vmx = to_vmx(vcpu);
7214 struct kvm_cpuid_entry2 *entry;
7216 vmx->nested.msrs.cr0_fixed1 = 0xffffffff;
7217 vmx->nested.msrs.cr4_fixed1 = X86_CR4_PCE;
7219 #define cr4_fixed1_update(_cr4_mask, _reg, _cpuid_mask) do { \
7220 if (entry && (entry->_reg & (_cpuid_mask))) \
7221 vmx->nested.msrs.cr4_fixed1 |= (_cr4_mask); \
7224 entry = kvm_find_cpuid_entry(vcpu, 0x1, 0);
7225 cr4_fixed1_update(X86_CR4_VME, edx, feature_bit(VME));
7226 cr4_fixed1_update(X86_CR4_PVI, edx, feature_bit(VME));
7227 cr4_fixed1_update(X86_CR4_TSD, edx, feature_bit(TSC));
7228 cr4_fixed1_update(X86_CR4_DE, edx, feature_bit(DE));
7229 cr4_fixed1_update(X86_CR4_PSE, edx, feature_bit(PSE));
7230 cr4_fixed1_update(X86_CR4_PAE, edx, feature_bit(PAE));
7231 cr4_fixed1_update(X86_CR4_MCE, edx, feature_bit(MCE));
7232 cr4_fixed1_update(X86_CR4_PGE, edx, feature_bit(PGE));
7233 cr4_fixed1_update(X86_CR4_OSFXSR, edx, feature_bit(FXSR));
7234 cr4_fixed1_update(X86_CR4_OSXMMEXCPT, edx, feature_bit(XMM));
7235 cr4_fixed1_update(X86_CR4_VMXE, ecx, feature_bit(VMX));
7236 cr4_fixed1_update(X86_CR4_SMXE, ecx, feature_bit(SMX));
7237 cr4_fixed1_update(X86_CR4_PCIDE, ecx, feature_bit(PCID));
7238 cr4_fixed1_update(X86_CR4_OSXSAVE, ecx, feature_bit(XSAVE));
7240 entry = kvm_find_cpuid_entry(vcpu, 0x7, 0);
7241 cr4_fixed1_update(X86_CR4_FSGSBASE, ebx, feature_bit(FSGSBASE));
7242 cr4_fixed1_update(X86_CR4_SMEP, ebx, feature_bit(SMEP));
7243 cr4_fixed1_update(X86_CR4_SMAP, ebx, feature_bit(SMAP));
7244 cr4_fixed1_update(X86_CR4_PKE, ecx, feature_bit(PKU));
7245 cr4_fixed1_update(X86_CR4_UMIP, ecx, feature_bit(UMIP));
7246 cr4_fixed1_update(X86_CR4_LA57, ecx, feature_bit(LA57));
7248 #undef cr4_fixed1_update
7251 static void nested_vmx_entry_exit_ctls_update(struct kvm_vcpu *vcpu)
7253 struct vcpu_vmx *vmx = to_vmx(vcpu);
7255 if (kvm_mpx_supported()) {
7256 bool mpx_enabled = guest_cpuid_has(vcpu, X86_FEATURE_MPX);
7259 vmx->nested.msrs.entry_ctls_high |= VM_ENTRY_LOAD_BNDCFGS;
7260 vmx->nested.msrs.exit_ctls_high |= VM_EXIT_CLEAR_BNDCFGS;
7262 vmx->nested.msrs.entry_ctls_high &= ~VM_ENTRY_LOAD_BNDCFGS;
7263 vmx->nested.msrs.exit_ctls_high &= ~VM_EXIT_CLEAR_BNDCFGS;
7268 static void update_intel_pt_cfg(struct kvm_vcpu *vcpu)
7270 struct vcpu_vmx *vmx = to_vmx(vcpu);
7271 struct kvm_cpuid_entry2 *best = NULL;
7274 for (i = 0; i < PT_CPUID_LEAVES; i++) {
7275 best = kvm_find_cpuid_entry(vcpu, 0x14, i);
7278 vmx->pt_desc.caps[CPUID_EAX + i*PT_CPUID_REGS_NUM] = best->eax;
7279 vmx->pt_desc.caps[CPUID_EBX + i*PT_CPUID_REGS_NUM] = best->ebx;
7280 vmx->pt_desc.caps[CPUID_ECX + i*PT_CPUID_REGS_NUM] = best->ecx;
7281 vmx->pt_desc.caps[CPUID_EDX + i*PT_CPUID_REGS_NUM] = best->edx;
7284 /* Get the number of configurable Address Ranges for filtering */
7285 vmx->pt_desc.num_address_ranges = intel_pt_validate_cap(vmx->pt_desc.caps,
7286 PT_CAP_num_address_ranges);
7288 /* Initialize and clear the no dependency bits */
7289 vmx->pt_desc.ctl_bitmask = ~(RTIT_CTL_TRACEEN | RTIT_CTL_OS |
7290 RTIT_CTL_USR | RTIT_CTL_TSC_EN | RTIT_CTL_DISRETC |
7291 RTIT_CTL_BRANCH_EN);
7294 * If CPUID.(EAX=14H,ECX=0):EBX[0]=1 CR3Filter can be set otherwise
7295 * will inject an #GP
7297 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_cr3_filtering))
7298 vmx->pt_desc.ctl_bitmask &= ~RTIT_CTL_CR3EN;
7301 * If CPUID.(EAX=14H,ECX=0):EBX[1]=1 CYCEn, CycThresh and
7302 * PSBFreq can be set
7304 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_psb_cyc))
7305 vmx->pt_desc.ctl_bitmask &= ~(RTIT_CTL_CYCLEACC |
7306 RTIT_CTL_CYC_THRESH | RTIT_CTL_PSB_FREQ);
7309 * If CPUID.(EAX=14H,ECX=0):EBX[3]=1 MTCEn and MTCFreq can be set
7311 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_mtc))
7312 vmx->pt_desc.ctl_bitmask &= ~(RTIT_CTL_MTC_EN |
7313 RTIT_CTL_MTC_RANGE);
7315 /* If CPUID.(EAX=14H,ECX=0):EBX[4]=1 FUPonPTW and PTWEn can be set */
7316 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_ptwrite))
7317 vmx->pt_desc.ctl_bitmask &= ~(RTIT_CTL_FUP_ON_PTW |
7320 /* If CPUID.(EAX=14H,ECX=0):EBX[5]=1 PwrEvEn can be set */
7321 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_power_event_trace))
7322 vmx->pt_desc.ctl_bitmask &= ~RTIT_CTL_PWR_EVT_EN;
7324 /* If CPUID.(EAX=14H,ECX=0):ECX[0]=1 ToPA can be set */
7325 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_topa_output))
7326 vmx->pt_desc.ctl_bitmask &= ~RTIT_CTL_TOPA;
7328 /* If CPUID.(EAX=14H,ECX=0):ECX[3]=1 FabricEn can be set */
7329 if (intel_pt_validate_cap(vmx->pt_desc.caps, PT_CAP_output_subsys))
7330 vmx->pt_desc.ctl_bitmask &= ~RTIT_CTL_FABRIC_EN;
7332 /* unmask address range configure area */
7333 for (i = 0; i < vmx->pt_desc.num_address_ranges; i++)
7334 vmx->pt_desc.ctl_bitmask &= ~(0xfULL << (32 + i * 4));
7337 static void vmx_vcpu_after_set_cpuid(struct kvm_vcpu *vcpu)
7339 struct vcpu_vmx *vmx = to_vmx(vcpu);
7341 /* xsaves_enabled is recomputed in vmx_compute_secondary_exec_control(). */
7342 vcpu->arch.xsaves_enabled = false;
7344 vmx_setup_uret_msrs(vmx);
7346 if (cpu_has_secondary_exec_ctrls())
7347 vmcs_set_secondary_exec_control(vmx,
7348 vmx_secondary_exec_control(vmx));
7350 if (nested_vmx_allowed(vcpu))
7351 vmx->msr_ia32_feature_control_valid_bits |=
7352 FEAT_CTL_VMX_ENABLED_INSIDE_SMX |
7353 FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX;
7355 vmx->msr_ia32_feature_control_valid_bits &=
7356 ~(FEAT_CTL_VMX_ENABLED_INSIDE_SMX |
7357 FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX);
7359 if (nested_vmx_allowed(vcpu)) {
7360 nested_vmx_cr_fixed1_bits_update(vcpu);
7361 nested_vmx_entry_exit_ctls_update(vcpu);
7364 if (boot_cpu_has(X86_FEATURE_INTEL_PT) &&
7365 guest_cpuid_has(vcpu, X86_FEATURE_INTEL_PT))
7366 update_intel_pt_cfg(vcpu);
7368 if (boot_cpu_has(X86_FEATURE_RTM)) {
7369 struct vmx_uret_msr *msr;
7370 msr = vmx_find_uret_msr(vmx, MSR_IA32_TSX_CTRL);
7372 bool enabled = guest_cpuid_has(vcpu, X86_FEATURE_RTM);
7373 vmx_set_guest_uret_msr(vmx, msr, enabled ? 0 : TSX_CTRL_RTM_DISABLE);
7377 if (kvm_cpu_cap_has(X86_FEATURE_XFD))
7378 vmx_set_intercept_for_msr(vcpu, MSR_IA32_XFD_ERR, MSR_TYPE_R,
7379 !guest_cpuid_has(vcpu, X86_FEATURE_XFD));
7382 set_cr4_guest_host_mask(vmx);
7384 vmx_write_encls_bitmap(vcpu, NULL);
7385 if (guest_cpuid_has(vcpu, X86_FEATURE_SGX))
7386 vmx->msr_ia32_feature_control_valid_bits |= FEAT_CTL_SGX_ENABLED;
7388 vmx->msr_ia32_feature_control_valid_bits &= ~FEAT_CTL_SGX_ENABLED;
7390 if (guest_cpuid_has(vcpu, X86_FEATURE_SGX_LC))
7391 vmx->msr_ia32_feature_control_valid_bits |=
7392 FEAT_CTL_SGX_LC_ENABLED;
7394 vmx->msr_ia32_feature_control_valid_bits &=
7395 ~FEAT_CTL_SGX_LC_ENABLED;
7397 /* Refresh #PF interception to account for MAXPHYADDR changes. */
7398 vmx_update_exception_bitmap(vcpu);
7401 static __init void vmx_set_cpu_caps(void)
7407 kvm_cpu_cap_set(X86_FEATURE_VMX);
7410 if (kvm_mpx_supported())
7411 kvm_cpu_cap_check_and_set(X86_FEATURE_MPX);
7412 if (!cpu_has_vmx_invpcid())
7413 kvm_cpu_cap_clear(X86_FEATURE_INVPCID);
7414 if (vmx_pt_mode_is_host_guest())
7415 kvm_cpu_cap_check_and_set(X86_FEATURE_INTEL_PT);
7418 kvm_cpu_cap_clear(X86_FEATURE_SGX);
7419 kvm_cpu_cap_clear(X86_FEATURE_SGX_LC);
7420 kvm_cpu_cap_clear(X86_FEATURE_SGX1);
7421 kvm_cpu_cap_clear(X86_FEATURE_SGX2);
7424 if (vmx_umip_emulated())
7425 kvm_cpu_cap_set(X86_FEATURE_UMIP);
7429 if (!cpu_has_vmx_xsaves())
7430 kvm_cpu_cap_clear(X86_FEATURE_XSAVES);
7432 /* CPUID 0x80000001 and 0x7 (RDPID) */
7433 if (!cpu_has_vmx_rdtscp()) {
7434 kvm_cpu_cap_clear(X86_FEATURE_RDTSCP);
7435 kvm_cpu_cap_clear(X86_FEATURE_RDPID);
7438 if (cpu_has_vmx_waitpkg())
7439 kvm_cpu_cap_check_and_set(X86_FEATURE_WAITPKG);
7442 static void vmx_request_immediate_exit(struct kvm_vcpu *vcpu)
7444 to_vmx(vcpu)->req_immediate_exit = true;
7447 static int vmx_check_intercept_io(struct kvm_vcpu *vcpu,
7448 struct x86_instruction_info *info)
7450 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
7451 unsigned short port;
7455 if (info->intercept == x86_intercept_in ||
7456 info->intercept == x86_intercept_ins) {
7457 port = info->src_val;
7458 size = info->dst_bytes;
7460 port = info->dst_val;
7461 size = info->src_bytes;
7465 * If the 'use IO bitmaps' VM-execution control is 0, IO instruction
7466 * VM-exits depend on the 'unconditional IO exiting' VM-execution
7469 * Otherwise, IO instruction VM-exits are controlled by the IO bitmaps.
7471 if (!nested_cpu_has(vmcs12, CPU_BASED_USE_IO_BITMAPS))
7472 intercept = nested_cpu_has(vmcs12,
7473 CPU_BASED_UNCOND_IO_EXITING);
7475 intercept = nested_vmx_check_io_bitmaps(vcpu, port, size);
7477 /* FIXME: produce nested vmexit and return X86EMUL_INTERCEPTED. */
7478 return intercept ? X86EMUL_UNHANDLEABLE : X86EMUL_CONTINUE;
7481 static int vmx_check_intercept(struct kvm_vcpu *vcpu,
7482 struct x86_instruction_info *info,
7483 enum x86_intercept_stage stage,
7484 struct x86_exception *exception)
7486 struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
7488 switch (info->intercept) {
7490 * RDPID causes #UD if disabled through secondary execution controls.
7491 * Because it is marked as EmulateOnUD, we need to intercept it here.
7492 * Note, RDPID is hidden behind ENABLE_RDTSCP.
7494 case x86_intercept_rdpid:
7495 if (!nested_cpu_has2(vmcs12, SECONDARY_EXEC_ENABLE_RDTSCP)) {
7496 exception->vector = UD_VECTOR;
7497 exception->error_code_valid = false;
7498 return X86EMUL_PROPAGATE_FAULT;
7502 case x86_intercept_in:
7503 case x86_intercept_ins:
7504 case x86_intercept_out:
7505 case x86_intercept_outs:
7506 return vmx_check_intercept_io(vcpu, info);
7508 case x86_intercept_lgdt:
7509 case x86_intercept_lidt:
7510 case x86_intercept_lldt:
7511 case x86_intercept_ltr:
7512 case x86_intercept_sgdt:
7513 case x86_intercept_sidt:
7514 case x86_intercept_sldt:
7515 case x86_intercept_str:
7516 if (!nested_cpu_has2(vmcs12, SECONDARY_EXEC_DESC))
7517 return X86EMUL_CONTINUE;
7519 /* FIXME: produce nested vmexit and return X86EMUL_INTERCEPTED. */
7522 /* TODO: check more intercepts... */
7527 return X86EMUL_UNHANDLEABLE;
7530 #ifdef CONFIG_X86_64
7531 /* (a << shift) / divisor, return 1 if overflow otherwise 0 */
7532 static inline int u64_shl_div_u64(u64 a, unsigned int shift,
7533 u64 divisor, u64 *result)
7535 u64 low = a << shift, high = a >> (64 - shift);
7537 /* To avoid the overflow on divq */
7538 if (high >= divisor)
7541 /* Low hold the result, high hold rem which is discarded */
7542 asm("divq %2\n\t" : "=a" (low), "=d" (high) :
7543 "rm" (divisor), "0" (low), "1" (high));
7549 static int vmx_set_hv_timer(struct kvm_vcpu *vcpu, u64 guest_deadline_tsc,
7552 struct vcpu_vmx *vmx;
7553 u64 tscl, guest_tscl, delta_tsc, lapic_timer_advance_cycles;
7554 struct kvm_timer *ktimer = &vcpu->arch.apic->lapic_timer;
7558 guest_tscl = kvm_read_l1_tsc(vcpu, tscl);
7559 delta_tsc = max(guest_deadline_tsc, guest_tscl) - guest_tscl;
7560 lapic_timer_advance_cycles = nsec_to_cycles(vcpu,
7561 ktimer->timer_advance_ns);
7563 if (delta_tsc > lapic_timer_advance_cycles)
7564 delta_tsc -= lapic_timer_advance_cycles;
7568 /* Convert to host delta tsc if tsc scaling is enabled */
7569 if (vcpu->arch.l1_tsc_scaling_ratio != kvm_default_tsc_scaling_ratio &&
7570 delta_tsc && u64_shl_div_u64(delta_tsc,
7571 kvm_tsc_scaling_ratio_frac_bits,
7572 vcpu->arch.l1_tsc_scaling_ratio, &delta_tsc))
7576 * If the delta tsc can't fit in the 32 bit after the multi shift,
7577 * we can't use the preemption timer.
7578 * It's possible that it fits on later vmentries, but checking
7579 * on every vmentry is costly so we just use an hrtimer.
7581 if (delta_tsc >> (cpu_preemption_timer_multi + 32))
7584 vmx->hv_deadline_tsc = tscl + delta_tsc;
7585 *expired = !delta_tsc;
7589 static void vmx_cancel_hv_timer(struct kvm_vcpu *vcpu)
7591 to_vmx(vcpu)->hv_deadline_tsc = -1;
7595 static void vmx_sched_in(struct kvm_vcpu *vcpu, int cpu)
7597 if (!kvm_pause_in_guest(vcpu->kvm))
7598 shrink_ple_window(vcpu);
7601 void vmx_update_cpu_dirty_logging(struct kvm_vcpu *vcpu)
7603 struct vcpu_vmx *vmx = to_vmx(vcpu);
7605 if (is_guest_mode(vcpu)) {
7606 vmx->nested.update_vmcs01_cpu_dirty_logging = true;
7611 * Note, cpu_dirty_logging_count can be changed concurrent with this
7612 * code, but in that case another update request will be made and so
7613 * the guest will never run with a stale PML value.
7615 if (vcpu->kvm->arch.cpu_dirty_logging_count)
7616 secondary_exec_controls_setbit(vmx, SECONDARY_EXEC_ENABLE_PML);
7618 secondary_exec_controls_clearbit(vmx, SECONDARY_EXEC_ENABLE_PML);
7621 static void vmx_setup_mce(struct kvm_vcpu *vcpu)
7623 if (vcpu->arch.mcg_cap & MCG_LMCE_P)
7624 to_vmx(vcpu)->msr_ia32_feature_control_valid_bits |=
7625 FEAT_CTL_LMCE_ENABLED;
7627 to_vmx(vcpu)->msr_ia32_feature_control_valid_bits &=
7628 ~FEAT_CTL_LMCE_ENABLED;
7631 static int vmx_smi_allowed(struct kvm_vcpu *vcpu, bool for_injection)
7633 /* we need a nested vmexit to enter SMM, postpone if run is pending */
7634 if (to_vmx(vcpu)->nested.nested_run_pending)
7636 return !is_smm(vcpu);
7639 static int vmx_enter_smm(struct kvm_vcpu *vcpu, char *smstate)
7641 struct vcpu_vmx *vmx = to_vmx(vcpu);
7643 vmx->nested.smm.guest_mode = is_guest_mode(vcpu);
7644 if (vmx->nested.smm.guest_mode)
7645 nested_vmx_vmexit(vcpu, -1, 0, 0);
7647 vmx->nested.smm.vmxon = vmx->nested.vmxon;
7648 vmx->nested.vmxon = false;
7649 vmx_clear_hlt(vcpu);
7653 static int vmx_leave_smm(struct kvm_vcpu *vcpu, const char *smstate)
7655 struct vcpu_vmx *vmx = to_vmx(vcpu);
7658 if (vmx->nested.smm.vmxon) {
7659 vmx->nested.vmxon = true;
7660 vmx->nested.smm.vmxon = false;
7663 if (vmx->nested.smm.guest_mode) {
7664 ret = nested_vmx_enter_non_root_mode(vcpu, false);
7668 vmx->nested.nested_run_pending = 1;
7669 vmx->nested.smm.guest_mode = false;
7674 static void vmx_enable_smi_window(struct kvm_vcpu *vcpu)
7676 /* RSM will cause a vmexit anyway. */
7679 static bool vmx_apic_init_signal_blocked(struct kvm_vcpu *vcpu)
7681 return to_vmx(vcpu)->nested.vmxon && !is_guest_mode(vcpu);
7684 static void vmx_migrate_timers(struct kvm_vcpu *vcpu)
7686 if (is_guest_mode(vcpu)) {
7687 struct hrtimer *timer = &to_vmx(vcpu)->nested.preemption_timer;
7689 if (hrtimer_try_to_cancel(timer) == 1)
7690 hrtimer_start_expires(timer, HRTIMER_MODE_ABS_PINNED);
7694 static void vmx_hardware_unsetup(void)
7696 kvm_set_posted_intr_wakeup_handler(NULL);
7699 nested_vmx_hardware_unsetup();
7704 static bool vmx_check_apicv_inhibit_reasons(enum kvm_apicv_inhibit reason)
7706 ulong supported = BIT(APICV_INHIBIT_REASON_DISABLE) |
7707 BIT(APICV_INHIBIT_REASON_ABSENT) |
7708 BIT(APICV_INHIBIT_REASON_HYPERV) |
7709 BIT(APICV_INHIBIT_REASON_BLOCKIRQ);
7711 return supported & BIT(reason);
7714 static struct kvm_x86_ops vmx_x86_ops __initdata = {
7715 .name = "kvm_intel",
7717 .hardware_unsetup = vmx_hardware_unsetup,
7719 .hardware_enable = vmx_hardware_enable,
7720 .hardware_disable = vmx_hardware_disable,
7721 .has_emulated_msr = vmx_has_emulated_msr,
7723 .vm_size = sizeof(struct kvm_vmx),
7724 .vm_init = vmx_vm_init,
7726 .vcpu_create = vmx_vcpu_create,
7727 .vcpu_free = vmx_vcpu_free,
7728 .vcpu_reset = vmx_vcpu_reset,
7730 .prepare_switch_to_guest = vmx_prepare_switch_to_guest,
7731 .vcpu_load = vmx_vcpu_load,
7732 .vcpu_put = vmx_vcpu_put,
7734 .update_exception_bitmap = vmx_update_exception_bitmap,
7735 .get_msr_feature = vmx_get_msr_feature,
7736 .get_msr = vmx_get_msr,
7737 .set_msr = vmx_set_msr,
7738 .get_segment_base = vmx_get_segment_base,
7739 .get_segment = vmx_get_segment,
7740 .set_segment = vmx_set_segment,
7741 .get_cpl = vmx_get_cpl,
7742 .get_cs_db_l_bits = vmx_get_cs_db_l_bits,
7743 .set_cr0 = vmx_set_cr0,
7744 .is_valid_cr4 = vmx_is_valid_cr4,
7745 .set_cr4 = vmx_set_cr4,
7746 .set_efer = vmx_set_efer,
7747 .get_idt = vmx_get_idt,
7748 .set_idt = vmx_set_idt,
7749 .get_gdt = vmx_get_gdt,
7750 .set_gdt = vmx_set_gdt,
7751 .set_dr7 = vmx_set_dr7,
7752 .sync_dirty_debug_regs = vmx_sync_dirty_debug_regs,
7753 .cache_reg = vmx_cache_reg,
7754 .get_rflags = vmx_get_rflags,
7755 .set_rflags = vmx_set_rflags,
7756 .get_if_flag = vmx_get_if_flag,
7758 .flush_tlb_all = vmx_flush_tlb_all,
7759 .flush_tlb_current = vmx_flush_tlb_current,
7760 .flush_tlb_gva = vmx_flush_tlb_gva,
7761 .flush_tlb_guest = vmx_flush_tlb_guest,
7763 .vcpu_pre_run = vmx_vcpu_pre_run,
7764 .vcpu_run = vmx_vcpu_run,
7765 .handle_exit = vmx_handle_exit,
7766 .skip_emulated_instruction = vmx_skip_emulated_instruction,
7767 .update_emulated_instruction = vmx_update_emulated_instruction,
7768 .set_interrupt_shadow = vmx_set_interrupt_shadow,
7769 .get_interrupt_shadow = vmx_get_interrupt_shadow,
7770 .patch_hypercall = vmx_patch_hypercall,
7771 .inject_irq = vmx_inject_irq,
7772 .inject_nmi = vmx_inject_nmi,
7773 .queue_exception = vmx_queue_exception,
7774 .cancel_injection = vmx_cancel_injection,
7775 .interrupt_allowed = vmx_interrupt_allowed,
7776 .nmi_allowed = vmx_nmi_allowed,
7777 .get_nmi_mask = vmx_get_nmi_mask,
7778 .set_nmi_mask = vmx_set_nmi_mask,
7779 .enable_nmi_window = vmx_enable_nmi_window,
7780 .enable_irq_window = vmx_enable_irq_window,
7781 .update_cr8_intercept = vmx_update_cr8_intercept,
7782 .set_virtual_apic_mode = vmx_set_virtual_apic_mode,
7783 .set_apic_access_page_addr = vmx_set_apic_access_page_addr,
7784 .refresh_apicv_exec_ctrl = vmx_refresh_apicv_exec_ctrl,
7785 .load_eoi_exitmap = vmx_load_eoi_exitmap,
7786 .apicv_post_state_restore = vmx_apicv_post_state_restore,
7787 .check_apicv_inhibit_reasons = vmx_check_apicv_inhibit_reasons,
7788 .hwapic_irr_update = vmx_hwapic_irr_update,
7789 .hwapic_isr_update = vmx_hwapic_isr_update,
7790 .guest_apic_has_interrupt = vmx_guest_apic_has_interrupt,
7791 .sync_pir_to_irr = vmx_sync_pir_to_irr,
7792 .deliver_interrupt = vmx_deliver_interrupt,
7793 .dy_apicv_has_pending_interrupt = pi_has_pending_interrupt,
7795 .set_tss_addr = vmx_set_tss_addr,
7796 .set_identity_map_addr = vmx_set_identity_map_addr,
7797 .get_mt_mask = vmx_get_mt_mask,
7799 .get_exit_info = vmx_get_exit_info,
7801 .vcpu_after_set_cpuid = vmx_vcpu_after_set_cpuid,
7803 .has_wbinvd_exit = cpu_has_vmx_wbinvd_exit,
7805 .get_l2_tsc_offset = vmx_get_l2_tsc_offset,
7806 .get_l2_tsc_multiplier = vmx_get_l2_tsc_multiplier,
7807 .write_tsc_offset = vmx_write_tsc_offset,
7808 .write_tsc_multiplier = vmx_write_tsc_multiplier,
7810 .load_mmu_pgd = vmx_load_mmu_pgd,
7812 .check_intercept = vmx_check_intercept,
7813 .handle_exit_irqoff = vmx_handle_exit_irqoff,
7815 .request_immediate_exit = vmx_request_immediate_exit,
7817 .sched_in = vmx_sched_in,
7819 .cpu_dirty_log_size = PML_ENTITY_NUM,
7820 .update_cpu_dirty_logging = vmx_update_cpu_dirty_logging,
7822 .pmu_ops = &intel_pmu_ops,
7823 .nested_ops = &vmx_nested_ops,
7825 .pi_update_irte = vmx_pi_update_irte,
7826 .pi_start_assignment = vmx_pi_start_assignment,
7828 #ifdef CONFIG_X86_64
7829 .set_hv_timer = vmx_set_hv_timer,
7830 .cancel_hv_timer = vmx_cancel_hv_timer,
7833 .setup_mce = vmx_setup_mce,
7835 .smi_allowed = vmx_smi_allowed,
7836 .enter_smm = vmx_enter_smm,
7837 .leave_smm = vmx_leave_smm,
7838 .enable_smi_window = vmx_enable_smi_window,
7840 .can_emulate_instruction = vmx_can_emulate_instruction,
7841 .apic_init_signal_blocked = vmx_apic_init_signal_blocked,
7842 .migrate_timers = vmx_migrate_timers,
7844 .msr_filter_changed = vmx_msr_filter_changed,
7845 .complete_emulated_msr = kvm_complete_insn_gp,
7847 .vcpu_deliver_sipi_vector = kvm_vcpu_deliver_sipi_vector,
7850 static unsigned int vmx_handle_intel_pt_intr(void)
7852 struct kvm_vcpu *vcpu = kvm_get_running_vcpu();
7854 /* '0' on failure so that the !PT case can use a RET0 static call. */
7855 if (!kvm_arch_pmi_in_guest(vcpu))
7858 kvm_make_request(KVM_REQ_PMI, vcpu);
7859 __set_bit(MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT,
7860 (unsigned long *)&vcpu->arch.pmu.global_status);
7864 static __init void vmx_setup_user_return_msrs(void)
7868 * Though SYSCALL is only supported in 64-bit mode on Intel CPUs, kvm
7869 * will emulate SYSCALL in legacy mode if the vendor string in guest
7870 * CPUID.0:{EBX,ECX,EDX} is "AuthenticAMD" or "AMDisbetter!" To
7871 * support this emulation, MSR_STAR is included in the list for i386,
7872 * but is never loaded into hardware. MSR_CSTAR is also never loaded
7873 * into hardware and is here purely for emulation purposes.
7875 const u32 vmx_uret_msrs_list[] = {
7876 #ifdef CONFIG_X86_64
7877 MSR_SYSCALL_MASK, MSR_LSTAR, MSR_CSTAR,
7879 MSR_EFER, MSR_TSC_AUX, MSR_STAR,
7884 BUILD_BUG_ON(ARRAY_SIZE(vmx_uret_msrs_list) != MAX_NR_USER_RETURN_MSRS);
7886 for (i = 0; i < ARRAY_SIZE(vmx_uret_msrs_list); ++i)
7887 kvm_add_user_return_msr(vmx_uret_msrs_list[i]);
7890 static struct kvm_x86_init_ops vmx_init_ops __initdata;
7892 static __init int hardware_setup(void)
7894 unsigned long host_bndcfgs;
7899 host_idt_base = dt.address;
7901 vmx_setup_user_return_msrs();
7903 if (setup_vmcs_config(&vmcs_config, &vmx_capability) < 0)
7906 if (boot_cpu_has(X86_FEATURE_NX))
7907 kvm_enable_efer_bits(EFER_NX);
7909 if (boot_cpu_has(X86_FEATURE_MPX)) {
7910 rdmsrl(MSR_IA32_BNDCFGS, host_bndcfgs);
7911 WARN_ONCE(host_bndcfgs, "KVM: BNDCFGS in host will be lost");
7914 if (!cpu_has_vmx_mpx())
7915 supported_xcr0 &= ~(XFEATURE_MASK_BNDREGS |
7916 XFEATURE_MASK_BNDCSR);
7918 if (!cpu_has_vmx_vpid() || !cpu_has_vmx_invvpid() ||
7919 !(cpu_has_vmx_invvpid_single() || cpu_has_vmx_invvpid_global()))
7922 if (!cpu_has_vmx_ept() ||
7923 !cpu_has_vmx_ept_4levels() ||
7924 !cpu_has_vmx_ept_mt_wb() ||
7925 !cpu_has_vmx_invept_global())
7928 /* NX support is required for shadow paging. */
7929 if (!enable_ept && !boot_cpu_has(X86_FEATURE_NX)) {
7930 pr_err_ratelimited("kvm: NX (Execute Disable) not supported\n");
7934 if (!cpu_has_vmx_ept_ad_bits() || !enable_ept)
7935 enable_ept_ad_bits = 0;
7937 if (!cpu_has_vmx_unrestricted_guest() || !enable_ept)
7938 enable_unrestricted_guest = 0;
7940 if (!cpu_has_vmx_flexpriority())
7941 flexpriority_enabled = 0;
7943 if (!cpu_has_virtual_nmis())
7947 * set_apic_access_page_addr() is used to reload apic access
7948 * page upon invalidation. No need to do anything if not
7949 * using the APIC_ACCESS_ADDR VMCS field.
7951 if (!flexpriority_enabled)
7952 vmx_x86_ops.set_apic_access_page_addr = NULL;
7954 if (!cpu_has_vmx_tpr_shadow())
7955 vmx_x86_ops.update_cr8_intercept = NULL;
7957 #if IS_ENABLED(CONFIG_HYPERV)
7958 if (ms_hyperv.nested_features & HV_X64_NESTED_GUEST_MAPPING_FLUSH
7960 vmx_x86_ops.tlb_remote_flush = hv_remote_flush_tlb;
7961 vmx_x86_ops.tlb_remote_flush_with_range =
7962 hv_remote_flush_tlb_with_range;
7966 if (!cpu_has_vmx_ple()) {
7969 ple_window_grow = 0;
7971 ple_window_shrink = 0;
7974 if (!cpu_has_vmx_apicv())
7977 vmx_x86_ops.sync_pir_to_irr = NULL;
7979 if (cpu_has_vmx_tsc_scaling())
7980 kvm_has_tsc_control = true;
7982 kvm_max_tsc_scaling_ratio = KVM_VMX_TSC_MULTIPLIER_MAX;
7983 kvm_tsc_scaling_ratio_frac_bits = 48;
7984 kvm_has_bus_lock_exit = cpu_has_vmx_bus_lock_detection();
7986 set_bit(0, vmx_vpid_bitmap); /* 0 is reserved for host */
7989 kvm_mmu_set_ept_masks(enable_ept_ad_bits,
7990 cpu_has_vmx_ept_execute_only());
7992 kvm_configure_mmu(enable_ept, 0, vmx_get_max_tdp_level(),
7993 ept_caps_to_lpage_level(vmx_capability.ept));
7996 * Only enable PML when hardware supports PML feature, and both EPT
7997 * and EPT A/D bit features are enabled -- PML depends on them to work.
7999 if (!enable_ept || !enable_ept_ad_bits || !cpu_has_vmx_pml())
8003 vmx_x86_ops.cpu_dirty_log_size = 0;
8005 if (!cpu_has_vmx_preemption_timer())
8006 enable_preemption_timer = false;
8008 if (enable_preemption_timer) {
8009 u64 use_timer_freq = 5000ULL * 1000 * 1000;
8012 rdmsrl(MSR_IA32_VMX_MISC, vmx_msr);
8013 cpu_preemption_timer_multi =
8014 vmx_msr & VMX_MISC_PREEMPTION_TIMER_RATE_MASK;
8017 use_timer_freq = (u64)tsc_khz * 1000;
8018 use_timer_freq >>= cpu_preemption_timer_multi;
8021 * KVM "disables" the preemption timer by setting it to its max
8022 * value. Don't use the timer if it might cause spurious exits
8023 * at a rate faster than 0.1 Hz (of uninterrupted guest time).
8025 if (use_timer_freq > 0xffffffffu / 10)
8026 enable_preemption_timer = false;
8029 if (!enable_preemption_timer) {
8030 vmx_x86_ops.set_hv_timer = NULL;
8031 vmx_x86_ops.cancel_hv_timer = NULL;
8032 vmx_x86_ops.request_immediate_exit = __kvm_request_immediate_exit;
8035 kvm_mce_cap_supported |= MCG_LMCE_P;
8037 if (pt_mode != PT_MODE_SYSTEM && pt_mode != PT_MODE_HOST_GUEST)
8039 if (!enable_ept || !cpu_has_vmx_intel_pt())
8040 pt_mode = PT_MODE_SYSTEM;
8041 if (pt_mode == PT_MODE_HOST_GUEST)
8042 vmx_init_ops.handle_intel_pt_intr = vmx_handle_intel_pt_intr;
8044 vmx_init_ops.handle_intel_pt_intr = NULL;
8046 setup_default_sgx_lepubkeyhash();
8049 nested_vmx_setup_ctls_msrs(&vmcs_config.nested,
8050 vmx_capability.ept);
8052 r = nested_vmx_hardware_setup(kvm_vmx_exit_handlers);
8059 r = alloc_kvm_area();
8061 nested_vmx_hardware_unsetup();
8063 kvm_set_posted_intr_wakeup_handler(pi_wakeup_handler);
8068 static struct kvm_x86_init_ops vmx_init_ops __initdata = {
8069 .cpu_has_kvm_support = cpu_has_kvm_support,
8070 .disabled_by_bios = vmx_disabled_by_bios,
8071 .check_processor_compatibility = vmx_check_processor_compat,
8072 .hardware_setup = hardware_setup,
8073 .handle_intel_pt_intr = NULL,
8075 .runtime_ops = &vmx_x86_ops,
8078 static void vmx_cleanup_l1d_flush(void)
8080 if (vmx_l1d_flush_pages) {
8081 free_pages((unsigned long)vmx_l1d_flush_pages, L1D_CACHE_ORDER);
8082 vmx_l1d_flush_pages = NULL;
8084 /* Restore state so sysfs ignores VMX */
8085 l1tf_vmx_mitigation = VMENTER_L1D_FLUSH_AUTO;
8088 static void vmx_exit(void)
8090 #ifdef CONFIG_KEXEC_CORE
8091 RCU_INIT_POINTER(crash_vmclear_loaded_vmcss, NULL);
8097 #if IS_ENABLED(CONFIG_HYPERV)
8098 if (static_branch_unlikely(&enable_evmcs)) {
8100 struct hv_vp_assist_page *vp_ap;
8102 * Reset everything to support using non-enlightened VMCS
8103 * access later (e.g. when we reload the module with
8104 * enlightened_vmcs=0)
8106 for_each_online_cpu(cpu) {
8107 vp_ap = hv_get_vp_assist_page(cpu);
8112 vp_ap->nested_control.features.directhypercall = 0;
8113 vp_ap->current_nested_vmcs = 0;
8114 vp_ap->enlighten_vmentry = 0;
8117 static_branch_disable(&enable_evmcs);
8120 vmx_cleanup_l1d_flush();
8122 allow_smaller_maxphyaddr = false;
8124 module_exit(vmx_exit);
8126 static int __init vmx_init(void)
8130 #if IS_ENABLED(CONFIG_HYPERV)
8132 * Enlightened VMCS usage should be recommended and the host needs
8133 * to support eVMCS v1 or above. We can also disable eVMCS support
8134 * with module parameter.
8136 if (enlightened_vmcs &&
8137 ms_hyperv.hints & HV_X64_ENLIGHTENED_VMCS_RECOMMENDED &&
8138 (ms_hyperv.nested_features & HV_X64_ENLIGHTENED_VMCS_VERSION) >=
8139 KVM_EVMCS_VERSION) {
8141 /* Check that we have assist pages on all online CPUs */
8142 for_each_online_cpu(cpu) {
8143 if (!hv_get_vp_assist_page(cpu)) {
8144 enlightened_vmcs = false;
8149 if (enlightened_vmcs) {
8150 pr_info("KVM: vmx: using Hyper-V Enlightened VMCS\n");
8151 static_branch_enable(&enable_evmcs);
8154 if (ms_hyperv.nested_features & HV_X64_NESTED_DIRECT_FLUSH)
8155 vmx_x86_ops.enable_direct_tlbflush
8156 = hv_enable_direct_tlbflush;
8159 enlightened_vmcs = false;
8163 r = kvm_init(&vmx_init_ops, sizeof(struct vcpu_vmx),
8164 __alignof__(struct vcpu_vmx), THIS_MODULE);
8169 * Must be called after kvm_init() so enable_ept is properly set
8170 * up. Hand the parameter mitigation value in which was stored in
8171 * the pre module init parser. If no parameter was given, it will
8172 * contain 'auto' which will be turned into the default 'cond'
8175 r = vmx_setup_l1d_flush(vmentry_l1d_flush_param);
8181 for_each_possible_cpu(cpu) {
8182 INIT_LIST_HEAD(&per_cpu(loaded_vmcss_on_cpu, cpu));
8187 #ifdef CONFIG_KEXEC_CORE
8188 rcu_assign_pointer(crash_vmclear_loaded_vmcss,
8189 crash_vmclear_local_loaded_vmcss);
8191 vmx_check_vmcs12_offsets();
8194 * Shadow paging doesn't have a (further) performance penalty
8195 * from GUEST_MAXPHYADDR < HOST_MAXPHYADDR so enable it
8199 allow_smaller_maxphyaddr = true;
8203 module_init(vmx_init);