1 // SPDX-License-Identifier: GPL-2.0+
3 // Copyright 2012 Freescale Semiconductor, Inc.
4 // Copyright 2011 Linaro Ltd.
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
15 device_type = "memory";
16 reg = <0x10000000 0x80000000>;
20 compatible = "gpio-leds";
21 pinctrl-names = "default";
22 pinctrl-0 = <&pinctrl_gpio_leds>;
26 gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
31 compatible = "gpio-keys";
32 pinctrl-names = "default";
33 pinctrl-0 = <&pinctrl_gpio_keys>;
37 gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
38 linux,code = <KEY_HOME>;
44 gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
45 linux,code = <KEY_BACK>;
51 gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
52 linux,code = <KEY_PROGRAM>;
58 gpios = <&gpio2 15 GPIO_ACTIVE_LOW>;
59 linux,code = <KEY_VOLUMEUP>;
64 label = "Volume Down";
65 gpios = <&gpio5 14 GPIO_ACTIVE_LOW>;
66 linux,code = <KEY_VOLUMEDOWN>;
73 compatible = "fixed-clock";
75 clock-frequency = <24576000>;
79 reg_audio: regulator-audio {
80 compatible = "regulator-fixed";
81 regulator-name = "cs42888_supply";
82 regulator-min-microvolt = <3300000>;
83 regulator-max-microvolt = <3300000>;
87 reg_usb_h1_vbus: regulator-usb-h1-vbus {
88 compatible = "regulator-fixed";
89 regulator-name = "usb_h1_vbus";
90 regulator-min-microvolt = <5000000>;
91 regulator-max-microvolt = <5000000>;
92 gpio = <&max7310_b 7 GPIO_ACTIVE_HIGH>;
96 reg_usb_otg_vbus: regulator-usb-otg-vbus {
97 compatible = "regulator-fixed";
98 regulator-name = "usb_otg_vbus";
99 regulator-min-microvolt = <5000000>;
100 regulator-max-microvolt = <5000000>;
101 gpio = <&max7310_c 1 GPIO_ACTIVE_HIGH>;
105 reg_can_en: regulator-can-en {
106 compatible = "regulator-fixed";
107 regulator-name = "can-en";
108 regulator-min-microvolt = <3300000>;
109 regulator-max-microvolt = <3300000>;
110 gpio = <&max7310_b 6 GPIO_ACTIVE_HIGH>;
114 reg_can_stby: regulator-can-stby {
115 compatible = "regulator-fixed";
116 regulator-name = "can-stby";
117 regulator-min-microvolt = <3300000>;
118 regulator-max-microvolt = <3300000>;
119 gpio = <&max7310_b 5 GPIO_ACTIVE_HIGH>;
121 vin-supply = <®_can_en>;
125 compatible = "fsl,imx6-sabreauto-cs42888",
126 "fsl,imx-audio-cs42888";
127 model = "imx-cs42888";
129 audio-asrc = <&asrc>;
130 audio-codec = <&codec>;
132 "Line Out Jack", "AOUT1L",
133 "Line Out Jack", "AOUT1R",
134 "Line Out Jack", "AOUT2L",
135 "Line Out Jack", "AOUT2R",
136 "Line Out Jack", "AOUT3L",
137 "Line Out Jack", "AOUT3R",
138 "Line Out Jack", "AOUT4L",
139 "Line Out Jack", "AOUT4R",
140 "AIN1L", "Line In Jack",
141 "AIN1R", "Line In Jack",
142 "AIN2L", "Line In Jack",
143 "AIN2R", "Line In Jack";
147 compatible = "fsl,imx-audio-spdif",
148 "fsl,imx-sabreauto-spdif";
150 spdif-controller = <&spdif>;
155 compatible = "pwm-backlight";
156 pwms = <&pwm3 0 5000000>;
157 brightness-levels = <0 4 8 16 32 64 128 255>;
158 default-brightness-level = <7>;
163 compatible = "i2c-mux-gpio";
164 #address-cells = <1>;
166 pinctrl-names = "default";
167 pinctrl-0 = <&pinctrl_i2c3mux>;
168 mux-gpios = <&gpio5 4 0>;
169 i2c-parent = <&i2c3>;
173 #address-cells = <1>;
178 compatible = "adi,adv7180";
180 powerdown-gpios = <&max7310_b 2 GPIO_ACTIVE_LOW>;
181 interrupt-parent = <&gpio1>;
182 interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
185 adv7180_to_ipu1_csi0_mux: endpoint {
186 remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>;
193 compatible = "maxim,max7310";
200 compatible = "maxim,max7310";
204 pinctrl-names = "default";
205 pinctrl-0 = <&pinctrl_max7310>;
206 reset-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
210 compatible = "maxim,max7310";
217 compatible = "isil,isl29023";
219 interrupt-parent = <&gpio5>;
220 interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
224 compatible = "fsl,mag3110";
226 interrupt-parent = <&gpio2>;
227 interrupts = <29 IRQ_TYPE_EDGE_RISING>;
231 compatible = "fsl,mma8451";
233 pinctrl-names = "default";
234 pinctrl-0 = <&pinctrl_mma8451_int>;
235 interrupt-parent = <&gpio6>;
236 interrupts = <31 IRQ_TYPE_LEVEL_LOW>;
242 &ipu1_csi0_from_ipu1_csi0_mux {
246 &ipu1_csi0_mux_from_parallel_sensor {
247 remote-endpoint = <&adv7180_to_ipu1_csi0_mux>;
252 pinctrl-names = "default";
253 pinctrl-0 = <&pinctrl_ipu1_csi0>;
257 assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
258 <&clks IMX6QDL_PLL4_BYPASS>,
259 <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
260 <&clks IMX6QDL_CLK_LDB_DI1_SEL>,
261 <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
262 assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
263 <&clks IMX6QDL_PLL4_BYPASS_SRC>,
264 <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
265 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
266 assigned-clock-rates = <0>, <0>, <0>, <0>, <24576000>;
270 cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
271 pinctrl-names = "default";
272 pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
273 status = "disabled"; /* pin conflict with WEIM NOR */
276 #address-cells = <1>;
278 compatible = "st,m25p32", "jedec,spi-nor";
279 spi-max-frequency = <20000000>;
285 pinctrl-names = "default";
286 pinctrl-0 = <&pinctrl_esai>;
287 assigned-clocks = <&clks IMX6QDL_CLK_ESAI_SEL>,
288 <&clks IMX6QDL_CLK_ESAI_EXTAL>;
289 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
290 assigned-clock-rates = <0>, <24576000>;
295 pinctrl-names = "default";
296 pinctrl-0 = <&pinctrl_enet>;
297 phy-mode = "rgmii-id";
298 interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
299 <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
300 fsl,err006687-workaround-present;
306 pinctrl-names = "default";
307 pinctrl-0 = <&pinctrl_flexcan1>;
308 xceiver-supply = <®_can_stby>;
309 status = "disabled"; /* pin conflict with fec */
313 pinctrl-names = "default";
314 pinctrl-0 = <&pinctrl_flexcan2>;
315 xceiver-supply = <®_can_stby>;
320 pinctrl-names = "default";
321 pinctrl-0 = <&pinctrl_gpmi_nand>;
326 pinctrl-names = "default";
327 pinctrl-0 = <&pinctrl_hdmi_cec>;
328 ddc-i2c-bus = <&i2c2>;
333 clock-frequency = <100000>;
334 pinctrl-names = "default";
335 pinctrl-0 = <&pinctrl_i2c2>;
339 compatible = "fsl,pfuze100";
344 regulator-min-microvolt = <300000>;
345 regulator-max-microvolt = <1875000>;
348 regulator-ramp-delay = <6250>;
352 regulator-min-microvolt = <300000>;
353 regulator-max-microvolt = <1875000>;
356 regulator-ramp-delay = <6250>;
360 regulator-min-microvolt = <800000>;
361 regulator-max-microvolt = <3300000>;
367 regulator-min-microvolt = <400000>;
368 regulator-max-microvolt = <1975000>;
374 regulator-min-microvolt = <400000>;
375 regulator-max-microvolt = <1975000>;
381 regulator-min-microvolt = <800000>;
382 regulator-max-microvolt = <3300000>;
386 regulator-min-microvolt = <5000000>;
387 regulator-max-microvolt = <5150000>;
391 regulator-min-microvolt = <1000000>;
392 regulator-max-microvolt = <3000000>;
403 regulator-min-microvolt = <800000>;
404 regulator-max-microvolt = <1550000>;
408 regulator-min-microvolt = <800000>;
409 regulator-max-microvolt = <1550000>;
413 regulator-min-microvolt = <1800000>;
414 regulator-max-microvolt = <3300000>;
418 regulator-min-microvolt = <1800000>;
419 regulator-max-microvolt = <3300000>;
424 regulator-min-microvolt = <1800000>;
425 regulator-max-microvolt = <3300000>;
430 regulator-min-microvolt = <1800000>;
431 regulator-max-microvolt = <3300000>;
438 compatible = "cirrus,cs42888";
440 clocks = <&codec_osc>;
441 clock-names = "mclk";
442 VA-supply = <®_audio>;
443 VD-supply = <®_audio>;
444 VLS-supply = <®_audio>;
445 VLC-supply = <®_audio>;
449 compatible = "eeti,egalax_ts";
451 pinctrl-names = "default";
452 pinctrl-0 = <&pinctrl_egalax_int>;
453 interrupt-parent = <&gpio2>;
454 interrupts = <28 IRQ_TYPE_EDGE_FALLING>;
455 wakeup-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
460 pinctrl-names = "default";
461 pinctrl-0 = <&pinctrl_i2c3>;
466 pinctrl-names = "default";
467 pinctrl-0 = <&pinctrl_hog>;
470 pinctrl_hog: hoggrp {
472 MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
473 MX6QDL_PAD_SD2_DAT2__GPIO1_IO13 0x80000000
474 MX6QDL_PAD_GPIO_18__SD3_VSELECT 0x17059
478 pinctrl_ecspi1: ecspi1grp {
480 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
481 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
482 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
486 pinctrl_ecspi1_cs: ecspi1cs {
488 MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
492 pinctrl_egalax_int: egalax-intgrp {
494 MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0xb0b1
498 pinctrl_enet: enetgrp {
500 MX6QDL_PAD_KEY_COL1__ENET_MDIO 0x1b0b0
501 MX6QDL_PAD_KEY_COL2__ENET_MDC 0x1b0b0
502 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
503 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
504 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
505 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
506 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
507 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
508 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
509 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
510 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
511 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
512 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
513 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
514 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
515 MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
519 pinctrl_esai: esaigrp {
521 MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK 0x1b030
522 MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS 0x1b030
523 MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 0x1b030
524 MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3 0x1b030
525 MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1 0x1b030
526 MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0 0x1b030
527 MX6QDL_PAD_GPIO_17__ESAI_TX0 0x1b030
528 MX6QDL_PAD_NANDF_CS3__ESAI_TX1 0x1b030
529 MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK 0x1b030
530 MX6QDL_PAD_GPIO_9__ESAI_RX_FS 0x1b030
534 pinctrl_flexcan1: flexcan1grp {
536 MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x17059
537 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x17059
541 pinctrl_flexcan2: flexcan2grp {
543 MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x17059
544 MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x17059
548 pinctrl_gpio_keys: gpiokeysgrp {
550 MX6QDL_PAD_SD2_CMD__GPIO1_IO11 0x1b0b0
551 MX6QDL_PAD_SD2_DAT3__GPIO1_IO12 0x1b0b0
552 MX6QDL_PAD_SD4_DAT4__GPIO2_IO12 0x1b0b0
553 MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 0x1b0b0
554 MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 0x1b0b0
558 pinctrl_gpio_leds: gpioledsgrp {
560 MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15 0x80000000
564 pinctrl_gpmi_nand: gpminandgrp {
566 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
567 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
568 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
569 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
570 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
571 MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1
572 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
573 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
574 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
575 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
576 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
577 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
578 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
579 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
580 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
581 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
582 MX6QDL_PAD_SD4_DAT0__NAND_DQS 0x00b1
586 pinctrl_hdmi_cec: hdmicecgrp {
588 MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
592 pinctrl_i2c2: i2c2grp {
594 MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
595 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
599 pinctrl_i2c3: i2c3grp {
601 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
602 MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
606 pinctrl_i2c3mux: i2c3muxgrp {
608 MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x0b0b1
612 pinctrl_ipu1_csi0: ipu1csi0grp {
614 MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x1b0b0
615 MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x1b0b0
616 MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x1b0b0
617 MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x1b0b0
618 MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x1b0b0
619 MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x1b0b0
620 MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x1b0b0
621 MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x1b0b0
622 MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x1b0b0
623 MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x1b0b0
624 MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x1b0b0
628 pinctrl_max7310: max7310grp {
630 MX6QDL_PAD_SD2_DAT0__GPIO1_IO15 0x1b0b0
634 pinctrl_mma8451_int: mma8451intgrp {
636 MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 0xb0b1
640 pinctrl_pwm3: pwm1grp {
642 MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
646 pinctrl_gpt_input_capture0: gptinputcapture0grp {
648 MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1 0x1b0b0
652 pinctrl_gpt_input_capture1: gptinputcapture1grp {
654 MX6QDL_PAD_SD1_DAT1__GPT_CAPTURE2 0x1b0b0
658 pinctrl_spdif: spdifgrp {
660 MX6QDL_PAD_KEY_COL3__SPDIF_IN 0x1b0b0
664 pinctrl_uart4: uart4grp {
666 MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
667 MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
671 pinctrl_usbotg: usbotggrp {
673 MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
677 pinctrl_usdhc3: usdhc3grp {
679 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
680 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
681 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
682 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
683 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
684 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
685 MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
686 MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
687 MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
688 MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
692 pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
694 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
695 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
696 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
697 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
698 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
699 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
700 MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170b9
701 MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170b9
702 MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170b9
703 MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170b9
707 pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
709 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
710 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
711 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
712 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
713 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
714 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
715 MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170f9
716 MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170f9
717 MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170f9
718 MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170f9
722 pinctrl_weim_cs0: weimcs0grp {
724 MX6QDL_PAD_EIM_CS0__EIM_CS0_B 0xb0b1
728 pinctrl_weim_nor: weimnorgrp {
730 MX6QDL_PAD_EIM_OE__EIM_OE_B 0xb0b1
731 MX6QDL_PAD_EIM_RW__EIM_RW 0xb0b1
732 MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
733 MX6QDL_PAD_EIM_D16__EIM_DATA16 0x1b0b0
734 MX6QDL_PAD_EIM_D17__EIM_DATA17 0x1b0b0
735 MX6QDL_PAD_EIM_D18__EIM_DATA18 0x1b0b0
736 MX6QDL_PAD_EIM_D19__EIM_DATA19 0x1b0b0
737 MX6QDL_PAD_EIM_D20__EIM_DATA20 0x1b0b0
738 MX6QDL_PAD_EIM_D21__EIM_DATA21 0x1b0b0
739 MX6QDL_PAD_EIM_D22__EIM_DATA22 0x1b0b0
740 MX6QDL_PAD_EIM_D23__EIM_DATA23 0x1b0b0
741 MX6QDL_PAD_EIM_D24__EIM_DATA24 0x1b0b0
742 MX6QDL_PAD_EIM_D25__EIM_DATA25 0x1b0b0
743 MX6QDL_PAD_EIM_D26__EIM_DATA26 0x1b0b0
744 MX6QDL_PAD_EIM_D27__EIM_DATA27 0x1b0b0
745 MX6QDL_PAD_EIM_D28__EIM_DATA28 0x1b0b0
746 MX6QDL_PAD_EIM_D29__EIM_DATA29 0x1b0b0
747 MX6QDL_PAD_EIM_D30__EIM_DATA30 0x1b0b0
748 MX6QDL_PAD_EIM_D31__EIM_DATA31 0x1b0b0
749 MX6QDL_PAD_EIM_A23__EIM_ADDR23 0xb0b1
750 MX6QDL_PAD_EIM_A22__EIM_ADDR22 0xb0b1
751 MX6QDL_PAD_EIM_A21__EIM_ADDR21 0xb0b1
752 MX6QDL_PAD_EIM_A20__EIM_ADDR20 0xb0b1
753 MX6QDL_PAD_EIM_A19__EIM_ADDR19 0xb0b1
754 MX6QDL_PAD_EIM_A18__EIM_ADDR18 0xb0b1
755 MX6QDL_PAD_EIM_A17__EIM_ADDR17 0xb0b1
756 MX6QDL_PAD_EIM_A16__EIM_ADDR16 0xb0b1
757 MX6QDL_PAD_EIM_DA15__EIM_AD15 0xb0b1
758 MX6QDL_PAD_EIM_DA14__EIM_AD14 0xb0b1
759 MX6QDL_PAD_EIM_DA13__EIM_AD13 0xb0b1
760 MX6QDL_PAD_EIM_DA12__EIM_AD12 0xb0b1
761 MX6QDL_PAD_EIM_DA11__EIM_AD11 0xb0b1
762 MX6QDL_PAD_EIM_DA10__EIM_AD10 0xb0b1
763 MX6QDL_PAD_EIM_DA9__EIM_AD09 0xb0b1
764 MX6QDL_PAD_EIM_DA8__EIM_AD08 0xb0b1
765 MX6QDL_PAD_EIM_DA7__EIM_AD07 0xb0b1
766 MX6QDL_PAD_EIM_DA6__EIM_AD06 0xb0b1
767 MX6QDL_PAD_EIM_DA5__EIM_AD05 0xb0b1
768 MX6QDL_PAD_EIM_DA4__EIM_AD04 0xb0b1
769 MX6QDL_PAD_EIM_DA3__EIM_AD03 0xb0b1
770 MX6QDL_PAD_EIM_DA2__EIM_AD02 0xb0b1
771 MX6QDL_PAD_EIM_DA1__EIM_AD01 0xb0b1
772 MX6QDL_PAD_EIM_DA0__EIM_AD00 0xb0b1
782 fsl,data-mapping = "spwg";
783 fsl,data-width = <18>;
787 native-mode = <&timing0>;
788 timing0: hsd100pxn1 {
789 clock-frequency = <65000000>;
805 pinctrl-names = "default";
806 pinctrl-0 = <&pinctrl_pwm3>;
815 pinctrl-names = "default";
816 pinctrl-0 = <&pinctrl_spdif>;
821 pinctrl-names = "default";
822 pinctrl-0 = <&pinctrl_uart4>;
827 vbus-supply = <®_usb_h1_vbus>;
832 vbus-supply = <®_usb_otg_vbus>;
833 pinctrl-names = "default";
834 pinctrl-0 = <&pinctrl_usbotg>;
839 pinctrl-names = "default", "state_100mhz", "state_200mhz";
840 pinctrl-0 = <&pinctrl_usdhc3>;
841 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
842 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
843 cd-gpios = <&gpio6 15 GPIO_ACTIVE_LOW>;
844 wp-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
849 pinctrl-names = "default";
850 pinctrl-0 = <&pinctrl_weim_nor &pinctrl_weim_cs0>;
851 ranges = <0 0 0x08000000 0x08000000>;
852 status = "disabled"; /* pin conflict with SPI NOR */
855 compatible = "cfi-flash";
856 reg = <0 0 0x02000000>;
857 #address-cells = <1>;
860 fsl,weim-cs-timing = <0x00620081 0x00000001 0x1c022000
861 0x0000c000 0x1404a38e 0x00000000>;