2 * Copyright 2017 Gateworks Corporation
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
19 * You should have received a copy of the GNU General Public
20 * License along with this file; if not, write to the Free
21 * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
26 * b) Permission is hereby granted, free of charge, to any person
27 * obtaining a copy of this software and associated documentation
28 * files (the "Software"), to deal in the Software without
29 * restriction, including without limitation the rights to use,
30 * copy, modify, merge, publish, distribute, sublicense, and/or
31 * sell copies of the Software, and to permit persons to whom the
32 * Software is furnished to do so, subject to the following
35 * The above copyright notice and this permission notice shall be
36 * included in all copies or substantial portions of the Software.
38 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
39 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
40 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
41 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
42 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
43 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
44 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
45 * OTHER DEALINGS IN THE SOFTWARE.
48 #include <dt-bindings/gpio/gpio.h>
49 #include <dt-bindings/input/input.h>
52 /* these are used by bootloader for disabling nodes */
67 compatible = "pwm-backlight";
68 pwms = <&pwm4 0 5000000>;
71 10 11 12 13 14 15 16 17 18 19
72 20 21 22 23 24 25 26 27 28 29
73 30 31 32 33 34 35 36 37 38 39
74 40 41 42 43 44 45 46 47 48 49
75 50 51 52 53 54 55 56 57 58 59
76 60 61 62 63 64 65 66 67 68 69
77 70 71 72 73 74 75 76 77 78 79
78 80 81 82 83 84 85 86 87 88 89
79 90 91 92 93 94 95 96 97 98 99
82 default-brightness-level = <100>;
86 compatible = "gpio-backlight";
87 gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
92 compatible = "gpio-leds";
93 pinctrl-names = "default";
94 pinctrl-0 = <&pinctrl_gpio_leds>;
98 gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
100 linux,default-trigger = "heartbeat";
105 gpios = <&gpio4 7 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
106 default-state = "off";
111 gpios = <&gpio4 15 GPIO_ACTIVE_LOW>; /* MX6_LOCLED# */
112 default-state = "off";
117 device_type = "memory";
118 reg = <0x10000000 0x40000000>;
122 compatible = "pps-gpio";
123 pinctrl-names = "default";
124 pinctrl-0 = <&pinctrl_pps>;
125 gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
128 reg_2p5v: regulator-2p5v {
129 compatible = "regulator-fixed";
130 regulator-name = "2P5V";
131 regulator-min-microvolt = <2500000>;
132 regulator-max-microvolt = <2500000>;
136 reg_3p3v: regulator-3p3v {
137 compatible = "regulator-fixed";
138 regulator-name = "3P3V";
139 regulator-min-microvolt = <3300000>;
140 regulator-max-microvolt = <3300000>;
144 reg_5p0v: regulator-5p0v {
145 compatible = "regulator-fixed";
146 regulator-name = "5P0V";
147 regulator-min-microvolt = <5000000>;
148 regulator-max-microvolt = <5000000>;
152 reg_12p0v: regulator-12p0v {
153 compatible = "regulator-fixed";
154 regulator-name = "12P0V";
155 regulator-min-microvolt = <12000000>;
156 regulator-max-microvolt = <12000000>;
157 gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
161 reg_1p4v: regulator-vddsoc {
162 compatible = "regulator-fixed";
163 regulator-name = "vdd_soc";
164 regulator-min-microvolt = <1400000>;
165 regulator-max-microvolt = <1400000>;
169 reg_usb_h1_vbus: regulator-usb-h1-vbus {
170 compatible = "regulator-fixed";
171 regulator-name = "usb_h1_vbus";
172 regulator-min-microvolt = <5000000>;
173 regulator-max-microvolt = <5000000>;
177 reg_usb_otg_vbus: regulator-usb-otg-vbus {
178 compatible = "regulator-fixed";
179 regulator-name = "usb_otg_vbus";
180 regulator-min-microvolt = <5000000>;
181 regulator-max-microvolt = <5000000>;
182 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
187 compatible = "fsl,imx6q-ventana-sgtl5000",
188 "fsl,imx-audio-sgtl5000";
189 model = "sgtl5000-audio";
190 ssi-controller = <&ssi1>;
191 audio-codec = <&sgtl5000>;
193 "MIC_IN", "Mic Jack",
194 "Mic Jack", "Mic Bias",
195 "Headphone Jack", "HP_OUT";
202 pinctrl-names = "default";
203 pinctrl-0 = <&pinctrl_audmux>;
208 cs-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
209 pinctrl-names = "default";
210 pinctrl-0 = <&pinctrl_ecspi3>;
215 pinctrl-names = "default";
216 pinctrl-0 = <&pinctrl_flexcan>;
221 assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
222 <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
223 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
224 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
228 pinctrl-names = "default";
229 pinctrl-0 = <&pinctrl_enet>;
230 phy-mode = "rgmii-id";
231 phy-reset-gpios = <&gpio1 30 GPIO_ACTIVE_LOW>;
236 ddc-i2c-bus = <&i2c3>;
241 clock-frequency = <100000>;
242 pinctrl-names = "default";
243 pinctrl-0 = <&pinctrl_i2c1>;
247 compatible = "atmel,24c02";
253 compatible = "atmel,24c02";
259 compatible = "atmel,24c02";
265 compatible = "atmel,24c02";
271 compatible = "nxp,pca9555";
278 compatible = "dallas,ds1672";
284 clock-frequency = <100000>;
285 pinctrl-names = "default";
286 pinctrl-0 = <&pinctrl_i2c2>;
290 compatible = "fsl,sgtl5000";
292 #sound-dai-cells = <0>;
293 clocks = <&clks IMX6QDL_CLK_CKO>;
294 VDDA-supply = <®_1p8v>;
295 VDDIO-supply = <®_3p3v>;
299 compatible = "st,lsm9ds1-magn";
301 pinctrl-names = "default";
302 pinctrl-0 = <&pinctrl_mag>;
303 interrupt-parent = <&gpio5>;
304 interrupts = <9 IRQ_TYPE_EDGE_RISING>;
308 compatible = "ti,tca8418";
309 pinctrl-names = "default";
310 pinctrl-0 = <&pinctrl_keypad>;
312 interrupt-parent = <&gpio5>;
313 interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
314 linux,keymap = < MATRIX_KEY(0x00, 0x01, BTN_0)
315 MATRIX_KEY(0x00, 0x00, BTN_1)
316 MATRIX_KEY(0x01, 0x01, BTN_2)
317 MATRIX_KEY(0x01, 0x00, BTN_3)
318 MATRIX_KEY(0x02, 0x00, BTN_4)
319 MATRIX_KEY(0x00, 0x03, BTN_5)
320 MATRIX_KEY(0x00, 0x02, BTN_6)
321 MATRIX_KEY(0x01, 0x03, BTN_7)
322 MATRIX_KEY(0x01, 0x02, BTN_8)
323 MATRIX_KEY(0x02, 0x02, BTN_9)
325 keypad,num-rows = <4>;
326 keypad,num-columns = <4>;
330 compatible = "lltc,ltc3676";
331 pinctrl-names = "default";
332 pinctrl-0 = <&pinctrl_pmic>;
334 interrupt-parent = <&gpio1>;
335 interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
338 /* VDD_DDR (1+R1/R2 = 2.105) */
340 regulator-name = "vddddr";
341 regulator-min-microvolt = <868310>;
342 regulator-max-microvolt = <1684000>;
343 lltc,fb-voltage-divider = <221000 200000>;
344 regulator-ramp-delay = <7000>;
349 /* VDD_ARM (1+R1/R2 = 1.931) */
351 regulator-name = "vddarm";
352 regulator-min-microvolt = <796551>;
353 regulator-max-microvolt = <1544827>;
354 lltc,fb-voltage-divider = <243000 261000>;
355 regulator-ramp-delay = <7000>;
358 linux,phandle = <®_vdd_arm>;
361 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
363 regulator-name = "vdd1p8";
364 regulator-min-microvolt = <1033310>;
365 regulator-max-microvolt = <2004000>;
366 lltc,fb-voltage-divider = <301000 200000>;
367 regulator-ramp-delay = <7000>;
372 /* VDD_1P0 (1+R1/R2 = 1.39): PCIe/ENET-PHY */
374 regulator-name = "vdd1p0";
375 regulator-min-microvolt = <950000>;
376 regulator-max-microvolt = <1050000>;
377 lltc,fb-voltage-divider = <78700 200000>;
382 /* VDD_AUD_1P8: Audio codec */
384 regulator-name = "vdd1p8a";
385 regulator-min-microvolt = <1800000>;
386 regulator-max-microvolt = <1800000>;
390 /* VDD_HIGH (1+R1/R2 = 4.17) */
392 regulator-name = "vdd3p0";
393 regulator-min-microvolt = <3023250>;
394 regulator-max-microvolt = <3023250>;
395 lltc,fb-voltage-divider = <634000 200000>;
403 compatible = "st,lsm9ds1-imu";
405 st,drdy-int-pin = <1>;
406 pinctrl-names = "default";
407 pinctrl-0 = <&pinctrl_imu>;
408 interrupt-parent = <&gpio5>;
409 interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;
414 clock-frequency = <100000>;
415 pinctrl-names = "default";
416 pinctrl-0 = <&pinctrl_i2c3>;
419 egalax_ts: touchscreen@4 {
420 compatible = "eeti,egalax_ts";
422 interrupt-parent = <&gpio5>;
423 interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
424 wakeup-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
433 fsl,data-mapping = "spwg";
434 fsl,data-width = <18>;
438 native-mode = <&timing0>;
439 timing0: hsd100pxn1 {
440 clock-frequency = <65000000>;
455 pinctrl-names = "default";
456 pinctrl-0 = <&pinctrl_pcie>;
457 reset-gpio = <&gpio4 31 GPIO_ACTIVE_LOW>;
462 pinctrl-names = "default";
463 pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
468 pinctrl-names = "default";
469 pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
474 pinctrl-names = "default";
475 pinctrl-0 = <&pinctrl_pwm4>;
484 pinctrl-names = "default";
485 pinctrl-0 = <&pinctrl_uart1>;
487 rts-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
492 pinctrl-names = "default";
493 pinctrl-0 = <&pinctrl_uart2>;
498 pinctrl-names = "default";
499 pinctrl-0 = <&pinctrl_uart5>;
504 vbus-supply = <®_usb_otg_vbus>;
505 pinctrl-names = "default";
506 pinctrl-0 = <&pinctrl_usbotg>;
507 disable-over-current;
512 vbus-supply = <®_usb_h1_vbus>;
513 pinctrl-names = "default";
514 pinctrl-0 = <&pinctrl_usbh1>;
519 pinctrl-names = "default";
520 pinctrl-0 = <&pinctrl_usdhc2>;
522 vmmc-supply = <®_3p3v>;
528 pinctrl-names = "default", "state_100mhz", "state_200mhz";
529 pinctrl-0 = <&pinctrl_usdhc3>;
530 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
531 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
532 cd-gpios = <&gpio7 0 GPIO_ACTIVE_HIGH>;
533 vmmc-supply = <®_3p3v>;
538 pinctrl-names = "default";
539 pinctrl-0 = <&pinctrl_wdog>;
540 fsl,ext-reset-output;
544 pinctrl_audmux: audmuxgrp {
547 MX6QDL_PAD_DISP0_DAT20__AUD4_TXC 0x130b0
548 MX6QDL_PAD_DISP0_DAT21__AUD4_TXD 0x110b0
549 MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS 0x130b0
550 MX6QDL_PAD_DISP0_DAT23__AUD4_RXD 0x130b0
551 MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0 /* AUD4_MCK */
553 MX6QDL_PAD_DI0_PIN2__AUD6_TXD 0x130b0
554 MX6QDL_PAD_DI0_PIN3__AUD6_TXFS 0x130b0
555 MX6QDL_PAD_DI0_PIN4__AUD6_RXD 0x130b0
556 MX6QDL_PAD_DI0_PIN15__AUD6_TXC 0x130b0
560 pinctrl_ecspi3: escpi3grp {
562 MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
563 MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
564 MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
565 MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x100b1
569 pinctrl_enet: enetgrp {
571 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
572 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
573 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
574 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
575 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
576 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
577 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
578 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
579 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
580 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
581 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
582 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
583 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
584 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
585 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
586 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
587 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x4001b0b0 /* PHY_RST# */
591 pinctrl_flexcan: flexcangrp {
593 MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x1b0b1
594 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x1b0b1
595 MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x4001b0b0 /* CAN_STBY */
599 pinctrl_gpio_leds: gpioledsgrp {
601 MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x1b0b0
602 MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x1b0b0
603 MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x1b0b0
607 pinctrl_i2c1: i2c1grp {
609 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
610 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
614 pinctrl_i2c2: i2c2grp {
616 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
617 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
621 pinctrl_i2c3: i2c3grp {
623 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
624 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
625 MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x4001b0b0 /* DIOI2C_DIS# */
626 MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x0001b0b0 /* LVDS_TOUCH_IRQ# */
627 MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 0x0001b0b0 /* LVDS_BACKEN */
631 pinctrl_imu: imugrp {
633 MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06 0x1b0b0
637 pinctrl_keypad: keypadgrp {
639 MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11 0x0001b0b0 /* KEYPAD_IRQ# */
640 MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 0x0001b0b0 /* KEYPAD_LED_EN */
644 pinctrl_mag: maggrp {
646 MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0x1b0b0
650 pinctrl_pcie: pciegrp {
652 MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 0x1b0b0 /* PCI_RST# */
653 MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x4001b0b0 /* PCIESKT_WDIS# */
657 pinctrl_pmic: pmicgrp {
659 MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x0001b0b0 /* PMIC_IRQ# */
663 pinctrl_pps: ppsgrp {
665 MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b1
669 pinctrl_pwm2: pwm2grp {
671 MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
675 pinctrl_pwm3: pwm3grp {
677 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
681 pinctrl_pwm4: pwm4grp {
683 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
687 pinctrl_uart1: uart1grp {
689 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
690 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
691 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x4001b0b1 /* TEN */
695 pinctrl_uart2: uart2grp {
697 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
698 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
702 pinctrl_uart5: uart5grp {
704 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
705 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
709 pinctrl_usbh1: usbh1grp {
711 MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x4001b0b0 /* USBHUB_RST# */
715 pinctrl_usbotg: usbotggrp {
717 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
718 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 /* PWR_EN */
719 MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x1b0b0 /* OC */
723 pinctrl_usdhc2: usdhc2grp {
725 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x170f9
726 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x100f9
727 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x170f9
728 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x170f9
729 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x170f9
730 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x170f9
731 MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x170f9
732 MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x170f9
733 MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x170f9
734 MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x170f9
738 pinctrl_usdhc3: usdhc3grp {
740 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
741 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
742 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
743 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
744 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
745 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
746 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
747 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x17059
751 pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
753 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
754 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
755 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
756 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
757 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
758 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
759 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
760 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170b9
764 pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
766 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
767 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
768 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
769 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
770 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
771 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
772 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
773 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170f9
777 pinctrl_wdog: wdoggrp {
779 MX6QDL_PAD_DISP0_DAT8__WDOG1_B 0x1b0b0